An accurate quality factor tuning scheme for IF and high-Q continuous-time filters

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 1970-1978

  Stevenson, Jan Michael ^a,b,c,d   Sánchez Sinencio, Edgar ^{a,b,d,e,f,g,h}  

^a IEEE   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

^c Dallas Semiconductor Corp   (United States)

^d Texas A and M University ^*

^e INSTITUTO POLITÉCNICO NACIONAL   (Mexico)

^f STANFORD UNIVERSITY   (United States)

^g UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^h NEC CORPORATION   (Japan)

Author keywords

Bandpass filters; CMOS analog integrated circuits; Continuous time filters IF systems; Q factor

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC DISTORTION; SIGNAL TO NOISE RATIO; TUNING;

CONTINUOUS TIME FILTER; IF SYSTEMS; MAGNITUDE LOCKED LOOP; Q FACTOR;

BANDPASS FILTERS;

EID: 0032317769     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735537     Document Type: Article

References (26)

1. V. Gopinathan and Y. P. Tsividis, "A 5V 7th-order elliptic analog filter for digital video applications," in ISSCC Dig. Technical Papers, 1990, pp. 208-209.
2. W. Kester, J. Bryant, B. Clarke, and B. Gilbert, "RF/IF subsystems," in Proc. High Speed Design Techniques-Analog Devices Seminar, Nov. 1996, pp. 3.1-3.61.
3. Y. Tsividis and J. Voorman, Eds., Integrated Continuous-Time Filters. Piscataway, NJ: IEEE Press, 1993.
4. J. Silva-Martinez, M. Steyaert, and W. Sansen, "A 10.7-MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 27, pp. 1843-1853, Dec. 1992.
5. R. Schaumann, M. Ghausi, and K. Laker, Design of Analog Filters. Englewood Cliffs. NJ: Prentice-Hall, 1990, ch. 7.
6. R. Schaumann and M. Tan. "The problem of on-chip automatic tuning in continuous-time integrated filters." in Proc. 1989 IEEE ISCAS Proceedings, pp. 106-109.
7. C. Park and R. Schaumann, "Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter," IEEE J. Solid-Stale Circuits, vol. 23. pp. 987-996. Aug. 1988.
8. K. Kozma, D. Johns, and A. Sedra, "An approach for tuning high-Q continuous-time bandpass filters." in Proc. 1995 IEEE ISCAS Proceedings, pp. 1037-1040.
9. _. "Automatic tuning of continuous-time integrated filters using an adaptive filter technique," IEEE Trans. Circuits and Systems, vol. 38, pp. 1241-1248, Nov. 1991.
10. T. Kwan and K. Martin. "An adaptive analog continuous-time CMOS biquadratic filter," in Proc. 1991 IEEE Custom Integrated Circuits Conf., pp. 9.3.1-9.3.4.
11. B. Widrow and M. Hoff, "Adaptive switching circuits," in 1960 IRE WESCON Convention Rec., vol. 4. pp. 96-104.
12. S. Karni and G. Zeng, "The analysis of the continuous-time LMS algorithm," IEEE Trans. Acoust., Speech, Signal Processing, vol. 37, pp. 595-597, Apr. 1989.
13. J. B. Shyu, G. C. Temes, and F. Krummenacher, "Random error effects in matched MOS capacitors and current sources." IEEE J. Solid-State Circuits, vol. SSC-19, pp. 948-955, Dec. 1984.
14. K. Bull and G. J. G. M. Geelen, "An inherently linear and compact MOST-only current division technique," IEEE J. Solid-State Circuits. vol. 27, pp. 1730-1735, Dec. 1992.
15. M. I. Van Horn, "CMOS operational transconducunce amplifier building bock for tunable fillers," masters thesis, Texas A&M Univ., College Station, TX, Dec. 1985.
16. J. W. Nilsson, Electric Circuits. Reading, MA: Adduon-Wesley, 1990, ch. 19.
17. F. Krummenacher and N Joehl. "A 4-MHz CMOS continuous-time filler with on-chip automatic tuning." IEEE J. Solid-State Circuits, vol. 23. pp. 750-75, June 1988.
18. E. Sánchez-Sinencio, R. L. Geiger, and H. Nevarcz-Lozano, "Generation of continuous-time two integrator loop OTA filler structures," IEEE Trans. Circuits and Systems, vol. 35, pp. 936-946, Aug. 1988.
19. S. Szczepański, J. Jakusz, and R. Schaumann, "A linear fully balanced CMOS OTA for VHF filtering applications," IEEE Trans. Circuits and Systems, II, vol. 44, pp. 174-187, Mar. 1997.
20. D. Senderowicz, "An NMOS integrated vector-locked loop," Ph.D dissertation, Univ. California, Berkeley, CA, Dec, 1982.
21. H. Khorramabadi aad P Gray, "High-frequency CMOS continous-time filters," IEEE J. Solid-State Circuits, vol. SSC-19, pp. 939-948, Dec. 1984.
22. B. Gilbert, "A precision four-quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol. SSC-3, pp. 353-365, Dec. 1968.
23. _, "A high-performance monolithic multiplier using active feedback," IEEE J. Solid-State Circuits, vol. SSC-9, pp. 364-373, Dec. 1974.
24. D. Senderowicz, D. A. Hodges, and P. R. Gray, "An NMOS integrated vector-locked loop," in Proc. 1982 IEEE ISCAS, pp. 1164-1167.
25. G. Han and E. Sánchez-Sinencio, "CMOS continuous-time multipliers: A tutorial," submitted for publication.
26. J. Koury, "Design of a 15-MHz CMOS continuous-time filter with onchip tuning," IEEE J. Solid-State Circuits, vol. 26, pp. 1988-1997, Dec. 1991.