|
Volumn , Issue , 2008, Pages 2004-2007
|
Neural cache: A low-power online digital spike-sorting architecture
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DATA BANDWIDTHS;
ENERGY SAVINGS;
LARGE AMOUNTS OF DATUM;
LEAKAGE POWER;
LOW FREQUENCIES;
LOW-POWER;
LOW-POWER ARCHITECTURES;
MULTI-ELECTRODE ARRAYS;
NEURAL DATUM;
NEURAL RECORDINGS;
NEURAL SPIKES;
NON STATIONARIES;
POWER CONSUMPTION;
SCALED CMOS;
SPIKE SORTING ALGORITHMS;
SPIKE-SORTING;
WIRELESS DATA TRANSMISSIONS;
SORTING;
ACTION POTENTIAL;
ALGORITHM;
ARTICLE;
BIOLOGICAL MODEL;
BRAIN;
CLUSTER ANALYSIS;
EQUIPMENT;
HUMAN;
PHYSIOLOGY;
POWER SUPPLY;
PROSTHESES AND ORTHOSES;
SIGNAL PROCESSING;
ACTION POTENTIALS;
ALGORITHMS;
BRAIN;
CLUSTER ANALYSIS;
ELECTRIC POWER SUPPLIES;
HUMANS;
MODELS, NEUROLOGICAL;
PROSTHESES AND IMPLANTS;
SIGNAL PROCESSING, COMPUTER-ASSISTED;
|
EID: 61849168189
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (13)
|
References (8)
|