Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5349 LNCS, Issue , 2009, Pages 307-317

  Kissler, Dmitrij ^a   Strawetz, Andreas ^a   Hannig, Frank ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; DYNAMIC MODELS; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; INTEGRATED CIRCUITS; SYSTEMS ANALYSIS; TIME MEASUREMENT; TIMING CIRCUITS;

CLOCK DOMAINS; CLOCK-GATING; COARSE-GRAINED; COARSE-GRAINED RECONFIGURABLE ARCHITECTURES; DYNAMIC RECONFIGURATIONS; DYNAMICALLY RECONFIGURABLE ARCHITECTURES; EMBEDDED PROCESSOR ARCHITECTURES; GENERAL PURPOSE; MOBILE MULTIMEDIAS; POWER EFFICIENCIES; POWER-EFFICIENT; RECONFIGURATION CONTROLS; SINGLE CLOCKS; TOTAL POWER; WIRELESS COMMUNICATIONS;

COMPUTER ARCHITECTURE;

EID: 61649110992     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-95948-9_31     Document Type: Conference Paper

References (16)

1. Kim, Y., Park, I., Choi, K., Paek, Y.: Power-conscious Configuration Cache Structure and Code Mapping for Coarse-grained Reconfigurable Architecture. In: Proceedings of the 2006 International Symposium on Low Power Electronics and Design (ISLPED), pp. 310-315. ACM, New York (2006)
2. Smit, L., Rauwerda, G., Molderink, A., Wolkotte, P., Smit, G.: Implementation of a 2-D 8×8 IDCT on the Reconfigurable Montium Core. In: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), Amsterdam, Netherlands, pp. 562-566. IEEE, Los Alamitos (2007)
3. Bouwens, F., Berekovic, M., Kanstein, A., Gaydadjiev, G.: Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol. 4419, pp. 1-13. Springer, Heidelberg (2007)
4. Greenhalgh, P.: Power Management Techniques for Soft IP. In: Online Proceedings of the Synopsys Users Group European Conference, p. 12 (2004)
5. Patel, R., Rajgopal, S., Singh, D., Baez, F., Mehta, G., Tiwari, V.: Reducing Power in High-Performance Microprocessors. DAC 00, 732-737 (1998)
6. Yamada, T., Abe, M., Nitta, Y., Ogura, K., Kusaoke, M., Ishikawa, M., Ozawa, M., Takada, K., Arakawa, F., Nishii, O., Hattori, T.: Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core. IEICE Transactions 89-C(3), 287-294 (2006)
7. Pedram, M., Rabaey, J.: Power Aware Design Methodologies. Kluwer Academic Publishers, Norwell (2002)
8. Kissler, D., Hannig, F., Kupriyanov, A., Teich, J.: A Highly Parameterizable Parallel Processor Array Architecture. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), Bangkok, Thailand, pp. 105-112. IEEE, Los Alamitos (2006)
9. Kupriyanov, A., Hannig, F., Kissler, D., Teich, J., Lallet, J., Sentieys, O., Pillement, S.: Modeling of interconnection networks in massively parallel processor architectures. In: Lukowicz, P., Thiele, L., Tröster, G. (eds.) ARCS 2007. LNCS, vol. 4415, pp. 268-282. Springer, Heidelberg (2007)
10. Synopsys, Inc.: RTL Synthesis. Online (2008)
11. Cadence Design Systems, Inc.: SoC Encounter. Online (2008)
12. Mentor Graphics: ModelSim 5.8e. Online (2008)
13. Advanced RISC Machines: ARM946E-S. Online (2008)
14. ARC International: ARC EP20 Core. Online (2008)
15. Silicon Hive: HiveFlex CSP2000 Series, Communication Signal Processor. Online (2008)
16. Texas Instrumets: Data sheet: TMS320C6454 Fixed-Point Digital Signal Processor (Rev. D). Online (2008)