Hardware bottleneck evaluation and analysis of a software PC-based router

Proceedings of the 2008 - International Symposium on Performance Evaluation of Computer and Telecommunication Systems, SPECTS 2008

Volumn , Issue , 2008, Pages 480-487

  Ye, Qinghua ^a,b   MacGregor, Mike H ^a,b  

^a UNIVERSITY OF ALBERTA   (Canada)

^b TRLABS   (Canada)

Author keywords

Bottleneck; Bus; I O; Performance; Software router

Indexed keywords

BUSES; COMPUTER HARDWARE; COMPUTER NETWORKS; COMPUTER PERIPHERAL EQUIPMENT; COMPUTER SOFTWARE; ETHERNET; INTERFACES (COMPUTER); PERSONAL COMPUTERS; PORTS AND HARBORS; TELECOMMUNICATION; TELECOMMUNICATION SYSTEMS;

BOTTLENECK; BUS; I/O; PERFORMANCE; SOFTWARE ROUTER;

COMPUTER SOFTWARE SELECTION AND EVALUATION;

EID: 60349098424     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. Frans Kaashoek, "The Click Modular Router", ACM Transactions on Computer Systems 18 (3), August 2000, 263-297
2. D. Descaper, Z. Dittia, G. Parulka, B. Plattner, "Router Plugins: A Software Architecture For Next Generation Routers", ACM SIGCOMM, Sept. 1998.
3. S. Karlin, L. L. Peterson, "VERA: An Extensible Router Architecture". Computer Networks 38 (3), 277-293 (2002)
4. M. Handley, O. Hodson, and E. Kohler, "Xorp: An Open Platform For Network Research", in Proc. Of the 1st Workshop on Hot Topics in Networks, Princeton, NJ, USA, Oct. 28-29, 2002
5. http://www.zebra.org
6. Q. Ye, M. H. MacGregor, "Cluster-based IP Router: Implementation And Evaluation", IEEE International Conference on Cluster Computing, Barcelona September 25th-28th, 2006
7. P. Pradhan, T. Chiueh, "Implementation And Evaluation Of A QoS-Capable Cluster-Based IP Router", Proc. IEEE/ACM SC2002, 2002
8. A. Bianco, J. M. Finochietto, G. Galante, M. Mellia, and F. Neri, "Opensource PC-Based Software Routers: A Viable Approach To High-Performance Packet Switching", In Proc. Of the 3rd International Workshop on QoS in Multiservice IP Networks, QoSIP 2005, Catania, Italy, Feb. 2-4, 2005, 353-366
9. A. Bianco, R. Birke, D. Bolognesi, J. M. Finochietto, G. Galante, M. Mellia, P. M.L.N.P.P.F. Neri, "Click vs. Linux: Two Efficient Open-Source IP Network Stacks for Software Routers", HPSR 2005 (IEEE Workshop on High Performance Switching and Routing), Hong Kong, P.R.C. May 12-14, 2005
10. G. Calarco, C. Raffaelli, G. Schembra, G. Tusa, "Comparative Analysis of SMP Click Scheduling Techniques". QoS-IP 2005, LNCS 3375, 379-389
11. R. Bolla, R. Bruschi, "RFC 2544 Performance Evaluation for A Linux Based Open Router", HPSR 2006 (IEEE Workshop on High Performance Switching and Routing), Poznan, Poland, June 7-9, 2006
12. B. Chen, R. Morris, "Flexible Control of Parallelism in A Multiprocessor PC Router", Proceedings of USENLX '01, Boston, June 2001, 333-346
13. Intel Corp., "Intel® E7520 Memory Controller Hub (MCH) Datasheet", February 2005
14. Advanced Micro Devices Corp., "AMD-8131TM HyperTransport TM PCI-X® Tunnel Data Sheet", August 10, 2004
15. Mellanox Technologies inc., "Understanding PCI Bus, PCI-Express and InfiniBand Architecture", white paper, 2003
16. Sun Microsystems, "Sun Fire V20Z Server Architecture", technique white paper, April 2004.
17. Intel Corp., "Small Packet Traffic Performance Optimization for 8255x and 8254x Ethernet Controllers Application Note (AP-453)", Revision 1.0, September, 2003
18. E. Finkelstein, S. Weiss, "A PCI bus simulation framework and some simulation results on PCI standard 2.1 latency limitations", Journal of System Architecture: the EUROMICRO Journal, Volume 47, Issue 9, March 2002, Pages 807-819, ISSN: 1383-7621
19. J. C. Mogul and K K. Ramakrishnan, "Eliminating Receive Live-lock in An Interrupt-Driven Kernel", ACM Transactions on Computer Systems, vol. 15, no. 3, Aug. 1997, 217-252
20. J. H. Salim, R. Olsson, and A. Kuznetsov, "Beyond Softnet", in Proceedings Of the 5th Annual Linux Showcase & Conference (ALS 2001), Oakland, CA, USA, Nov. 5-10, 2001)