A 0.22-mm2 7.25-mW per-channel audio stereo-DAC with 97-dB DR and 39-dB SNRout

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 7, 2005, Pages 1491-1498

  Colonna, Vittorio ^a   Annovazzi, Marzia ^a   Boarin, Gianluigi ^a   Gandolfi, Gabriele ^a   Stefani, Fabrizio ^a   Baschirotto, Andrea ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF SALENTO   (Italy)

Author keywords

Digital to analog converters; Low power; Sigma delta modulation; Switched capacitor filters

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; CROSSTALK; DIGITAL FILTERS; ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; POWER CONVERTERS;

FREQUENCY DETECTION; LOW POWER; SIGMA-DELTA MODULATION; SWITCHED-CAPACITOR FILTERS;

SIGNAL TO NOISE RATIO;

EID: 22544440632     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.847486     Document Type: Conference Paper

References (11)

1. C. Meroni et al., "A 100 dB 4 × 40 W digital input class-AB power DAC for audio applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2003, p. 130.
2. I. Fujimori, A. Nogi, and T. Sugimoto, "A multibit delta-sigma audio DAC with 120-dB dynamic range," in IEEE Int. Solid State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1999, pp. 152-153.
3. R. Adams, K. Nguyen, and K. Sweetland, "A 116-dB SNR multibit noise-shaping DAC with 192-kHz sample rate," presented at the 106th AES Conv., Amsterdam, The Netherlands, May 1999, Preprint 4963.
4. I. Fujimori and T. Sugimoto, "A 1.5-V 4.1-mW dual-channel audio delta-sigma D/A converter," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1879-1886, Dec. 1998.
5. R. Adams, K. Nguyen, and K. Sweetland, "A 113-dB SNR oversampling. DAC with segmented noise-shaped scrambling," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1871-1878, Dec. 1998.
6. M. Annovazzi, V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto, "A low-power 98 dB multibit audio DAC in a standard 3.3 V 0.35 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 825-834, Jul. 2002.
7. R. Baird and T. Fiez, "Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
8. D. Haigh and B. Singh, "A switching scheme for switch capacitor filters which reduces the effect of parasitic capacitances associated with switch control terminals," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 1983, pp. 586-589.
9. S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulations. New York: IEEE Press, 1996.
10. J. Huijsing, R. Hogervorst, and K. Jan de Langen, "Low-power low-voltage VLSI operational amplifier cells," IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 42, no. 11, pp. 841-852, Nov. 1995.
11. D. Monticelli, "A quad CMOS single-supply op amp with rail-to-rail output swing," IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1026-1034, Dec. 1986.