74dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35dB opamp gain

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2008, Pages 101-104

  Maghari, Nima ^a   Kwon, Sunwoo ^a   Moon, Un Ku ^a  

^a Oregon State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELTA-SIGMA MODULATORS; MEASUREMENT RESULTS; OVERSAMPLING RATIOS; POWER SUPPLIES; PROOF OF CONCEPTS; SAMPLING FREQUENCIES; TOTAL POWER DISSIPATIONS;

DELTA SIGMA MODULATION; DIGITAL SIGNAL PROCESSING; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUITS; MODULATION; OPERATIONAL AMPLIFIERS; TRANSIENTS;

MODULATORS;

EID: 57849135550     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2008.4672031     Document Type: Conference Paper

References (7)

1. R. Schreier and G. C. Ternes, Understanding Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 2005, pp. 127-136.
2. N. Maghari, S. Kwon, G. C. Temes, and U. Moon, "Sturdy-MASH Δ-Σ Modulator" Electron. Lett., vol. 42, pp. 1269-1270, Oct. 2006.
3. P. Benabes, A. Gauthier, and R. Kielbasa, "New High-Order Universal Σ-Δ Modulators," Electron. Lett., vol. 31, pp. 8-9, Jan. 1995.
4. S. Kwon and F. Maloberti, "A 14mW Multi-bit Δ-Σ Modulator with 82dB SNR and 86dB DR for ADSL2+," ISSCC Dig. Tech. Papers, pp. 68-69, Feb. 2006.
5. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A High Performance multibit ΔΣ CMOS ADC," IEEE J. Solid-State Circuits, vol 35, No. 12, pp. 1829-1840, Dec. 2000.
6. C. Sandner, M. Clara, A. Santner, T. Hartig, and F. Kuttner, "A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-μm Digital CMOS," IEEE J. Solid-State Circuits, vol 40, No. 7, pp. 1499-1505, July 2005.
7. M. Dessouky, and M. Kaiser, "Very low-voltage digital-audio Δ-Σ modulator with 88-dB dynamic range using local switch bootstrapping," IEEE J. Solid-State Circuits, vol 36, No. 3, pp. 349-355, Mar. 2001.