An optimized direct digital frequency synthesizer based on even fourth order polynomial interpolation

Proceedings of the Annual Southeastern Symposium on System Theory

Volumn 2006, Issue , 2006, Pages 109-113

  Ashrafi, Ashkan ^a   Adhami, Reza ^a  

^a UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

Author keywords

Direct Digital Frequency Synthesizer; Polynomial Interpolation; Spurious Harmonic Analysis

Indexed keywords

CLOCK FREQUENCY; DIRECT DIGITAL FREQUENCY SYNTHESIZER (DDFS); POLYNOMIAL INTERPOLATION; SPURIOUS HARMONIC ANALYSIS;

CLOCKS; DIGITAL DEVICES; OPTIMIZATION; POLYNOMIALS; SPURIOUS SIGNAL NOISE;

FREQUENCY SYNTHESIZERS;

EID: 33749645434     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. J. Vankka, and K. Halonen, Direct Digital Synthesizers, Theory, Design and Applications, Kulwer Academic Publishers, 2001.
2. st Annual Frequency Control Symposium, pp 495-502, 1987.
3. J. Vankka, "Methods of mapping from phase sine amplitude in Direct Digital Synthesis", IEEE Transactions on Ultrasonic, Ferroelectric and Frequency Control, Vol. 44, No.2, March 1997.
4. J.M.P. Langlois and D. Al-Khalili, "Phase to Sinusoid Amplitude Conversion Techniques for Direct Digital Frequency Synthesis", IEE Proc.-Circuit devices Syst., Vol. 151, No. 6, Dec. 2004.
5. C.C. Wang, Y.L. Tseng, H.C. She, C.C. Li, and R. Hu, "A 13-Bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula," IEEE Trans. VLSI systems, Vol. 12, No.9, pp. 895-900 Sep. 2004.
6. A. Ashrafi, and R. Adhami, "Comments on "A 13-Bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula"," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 9, pp. 1096-1098, Sept. 2005.
7. th Southeastern Symposium on System Theory, SSST'04, pp 393-397, March 2004.
8. A. Ashrafi, A Quasi-Linear Interpolation Method To Develop a Direct Digital Frequency Synthesizer with VLSI Implementation, Ph.D. dissertation, Department of Electrical and Computer Engineering, The University of Alabama in Huntsville, March 2006.
9. R.K. Kolagotla, W.R. Griesbach, and H.R. Srinivas, "VLSI Implementation of 350MHz 0.35μ.m 8bit Merger Squarer", Electronics Letters, Vol. 34, No.1, Jan. 1998.
10. A.G.M. Strollo, N. Petra, and D. De Caro, "Dual-Tree Error Compensation for High Performance Fixed-Width Multipliers", IEEE Trans. on Circuits and Syst.-II Express Briefs, Vol. 52, No.8, Aug. 2005.
11. J.M.P. Langlois, and D. Al-Khalili, "Low Power Direct Digital Frequency Synthesizers in 0.18μm CMOS", Proc. IEEE Custom Integrated Circuits Conference, pp. 283-286, Sept.