A T-coil-enhanced 8.5 Gb/s high-swing SST transmitter in 65 nm bulk CMOS with < 16 dB return loss over 10 GHz bandwidth

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 12, 2008, Pages 2905-2920

  Kossel, Marcel ^a   Menolfi, Christian ^a   Weiss, Jonas ^a   Buchmann, Peter ^a   Von Bueren, George ^a   Rodoni, Lucio ^a   Morf, Thomas ^a   Toifl, Thomas ^a   Schmatz, Martin ^a  

^a IBM RESEARCH ZURICH   (Switzerland)

Author keywords

De emphasis; Impedance tuning; Return loss; Source series termination; T coil

Indexed keywords

ATMOSPHERIC TEMPERATURE; CMOS INTEGRATED CIRCUITS; ELECTRIC CLOCKS; FIR FILTERS; SUBMARINE GEOPHYSICS; TUNING;

DE-EMPHASIS; IMPEDANCE TUNING; RETURN LOSS; SOURCE SERIES TERMINATION; T-COIL;

TRANSMITTERS;

EID: 57849108190     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2006230     Document Type: Conference Paper

References (21)

1. T. Knight and A. Krymm, "A self-terminating low-voltage swing CMOS output driver", IEEE J. Solid-State Circuits, vol. SC-23, no. 2, pp. 457-464, Apr. 1988.
2. T. Gabara and S. Knauer, "Digitally adjustable resistors in CMOS for high-performance applications", IEEE J. Solid-State Circuits, vol. 27, no. 8, pp. 1176-1185, Aug. 1992.
3. A. DeHon, T. Knight, and T. Simon, "Automatic impedance control", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 1993, pp. 164-165.
4. Stub Series Terminated Logic for 3.3 Volt (SSTL-3), JEDEC Standard No. 8-8, Electronic Industries Assoc, Aug. 1996.
5. J. Poulton, R. Palmer, A. Fuller, T. Greer, J. Eyles, W. Dally, and M. Horowitz, "A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS", IEEE J. Solid-State Circuits, vol. 42, no. 12. pp. 2745-2757. Dec. 2007.
6. K.-L. J. Wong, H. Hatamkhani, M. Mansuri, and C.-K. K. Yang, "A 27-mW 3.6-Gb/s I/O transceiver", IEEE J. Solid-State Circuits, vol. 39, no. 4. pp. 602-612, Apr. 2004.
7. C. Menolfi, T. Toifl, P. Buchmann, M. Kossel, T. Morf, J. Weiss, and M. Schmatz, "A 16 Gb/s source-series-terminated transmitter in 65 nm CMOS SOI", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2007, pp. 446-447.
8. M. Kossel, C. Menolfi, J. Weiss, P. Buchmann, G. von Bueren, L. Rodoni, T. Morf, T. Toifl, and M. Schmatz, "A T-coil enhanced 8.5 Gb/s high-swing source-series-terminated transmitter in 65 nm bulk CMOS", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2008, pp. 21-22.
9. C. Hermans, F. Tavernier, and M. Steyaert, "6 Gbit/s limiting amplifier with high dynamic range in 0.18 μm CMOS", Electron. Lett., vol. 42, no. 18, pp. 1030-1031, Aug. 2006.
10. Hyper Transport TM I/O Link Specification, Revision 3.00b, Hyper Transport Consortium, Jun. 2007 [Online]. Available: http://www.hypertransport. org/docucontrol/HTC20051222-0046-0021.pdf
11. S. Galal and B. Razavi, "Broadband ESD protection circuits in CMOS technology", IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2334-2340, Dec. 2003.
12. J. Paramesh and D. Allstot, "Analysis of the bridged T-coil circuit using the extra-element theorem", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1408-1412, Dec. 2006.
13. S. C. D. Roy, "Comments on: Analysis of the bridged T-coil circuit using the extra-element theorem", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 8, pp. 673-674, Aug. 2007.
14. L. Selmi, D. Estreich, and B. Ricco, "Small-signal MMIC amplifiers with bridged T-coil matching networks", IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1093-1096, Jul. 1992.
15. M. Kossel and M. Schmatz, "Jitter measurements of high-speed serial links", IEEE Design & Test of Computers, vol. 21, no. 6, pp. 536-543, Nov.-Dec. 2004.
16. J. F. Bulzacchelli, M. Meghelli, S. V. Rylov, W. Rhee, A. V. Rylyakov, H. A. Ainspan, B. D. Parker, M. P. Beakes, A. Chung, T. J. Beukema, P. K. Pepeljugoski, L. Shan, Y. H. Kwark, S. Gowda, and D. J. Friedman, "A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology", IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2885-2900, Dec. 2006.
17. A. V. Rylyakov and S. V. Rylov, "A low power 10 Gb/s serial link transmitter in 90-nm CMOS", in Proc. IEEE Compound Semiconductor Integrated Circuit Symp. (CSIC), 2005, pp. 189-191.
18. DD swing", IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1131-1142, May 2007.
19. V. Balan, J. Caroselli, J.-G. Chern, C. Chow, R. Dadi, C. Desai, L. Fang, D. Hsu, P. Joshi, H. Kimura, C. Y. Liu, T.-W. Pan, R. Park, C. You, Y. Zeng, E. Zhang, and F. Zhong, "A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization", IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1957-1967, Sep. 2005.
20. G. Balamurugan, J. Kennedy, G. Banerjee, J. E. Jaussi, M. Mansuri, F. O'Mahony, B. Casper, and R. Mooney, "A scalable 5-15 Gbps, 14-75 mW low power I/O transceiver in 65 nm CMOS", in Symp. VLSI Circuits Dig., Jun. 2007, pp. 270-271.
21. Y. Tomita, H. Tamura, M. Kibune, J. Ogawa, K. Gotoh, and T. Kuroda, "A 20-Gb/s simultaneous bidirectional transceiver using a resistor-transconductor hybrid in 0.1 l-μm CMOS", IEEE J. Solid-Stale Circuits, vol. 42, no. 3, pp. 627-636, Mar. 2007.