Impulse sensitivity function analysis of periodic circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 386-391

  Kim, Jaeha ^a   Leibowitz, Brian S ^a   Jeeradit, Metha ^a  

^a RAMBUS INC   (United States)

Author keywords

Impulse sensitivity function; Periodic AC analysis; Simulation

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER AIDED DESIGN; FLIP FLOP CIRCUITS; FUNCTIONS; IMPULSE RESPONSE; NETWORKS (CIRCUITS); PAPER; PROBABILITY DENSITY FUNCTION; SENSITIVITY ANALYSIS; TIME SHARING SYSTEMS; TIME VARYING SYSTEMS;

CHARACTERIZATION METHODS; EFFICIENT METHODS; HOLD TIMES; IMPULSE SENSITIVITY FUNCTION; META STABILITIES; PERIODIC AC ANALYSIS; REGENERATIVE AMPLIFIERS; SIMULATION; SPEED-UP; TRANSIENT SIMULATIONS;

ELECTRIC NETWORK ANALYSIS;

EID: 57849098088     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681602     Document Type: Conference Paper

References (19)

1. A. Hajimiri and T. H. Lee, "A General Theory of Phase Noise in Electrical Oscillators," IEEE J. Solid-State Circuits, Feb. 1998, pp. 179-194.
2. T. H. Lee and A. Hajimiri, "Oscillator Phase Noise: A Tutorial," IEEE J. Solid-State Circuits, Mar. 2000, pp. 326-336.
3. H. Johansson and C. Svensson, "Time Resolution of NMOS Sampling Switches Used on Low-Swing Signals," IEEE J. SolidState Circuits, Feb. 1998, pp. 237-245.
4. C. L. Portmann and T. H. Meng, "Supply Noise and CMOS Synchronization Errors," IEEE J. Solid-State Circuits, Sep. 1995, pp. 1015-1018.
5. T. Toifl, et al., "A 22-Gb/s PAM-4 Receiver in 90-nm CMOS SOI Technology," IEEE J. Solid-State Circuits, Apr. 2006, pp. 954-965.
6. A. Demir, A. Mehrotra, and J. Roychowdhury, "Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterization," IEEE Trans. Circuits and Systems - I: Fund. Th. Appl., May 2000, pp. 655-674.
7. A. Demir and J. Roychowdhury, "A Reliable and Efficient Procedure for Oscillator PPV Computation, With Phase Noise Macromodeling Applications," IEEE Trans. on Computer-Aided Design and Integrated Circuits and Systems, Feb. 2003, pp. 188-197.
8. A. Demir and J. Roychowdhury, "On the Validity of Orthogonally Decomposed Perturbations in Phase Noise Analysis," Bell Labs., Murray Hill, NJ, Tech. Memo., 1997.
9. K. S. Kundert, "Introduction to RF Simulation and Its Application," J. Solid-State Circuits, Sept. 1999, pp. 1298-1319.
10. M. Okumura, T. Sugawara, and H. Tanimoto, "An Efficient Small Signal Frequency Analysis Method of Nonlinear Circuits with Two Frequency Excitations," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Mar. 1990, pp. 225-235.
11. R. Telichevesky, K. Kundert, and J. White, "Receiver Characterization Using Periodic Small-Signal Analysis," In Proc. IEEE Custom Integrated Circuits Conf, May 1996, pp. 449-452.
12. R. Telichevesky, K. S. Kundert, J. K. White, "Efficient AC and Noise Analysis of Two-Tone RF Circuits," in Proc. ACM/IEEE Design Automation Conf, June 1996, pp. 292-297.
13. L. Zadeh, "Frequency Analysis of Variable Networks," Proc. I.R.E., Mar. 1950, pp. 291-299.
14. J. Roychowdhury, "Reduced-Order Modeling of TimeVarying Systems," IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, Oct. 1999, pp. 1273-1288.
15. J. R. Phillips, Personal Communication, Aug. 2007.
16. J. Montanaro, et al., "A 160MHz, 32b, 0.5W CMOS RISC Microprocessor," IEEE J. Solid-State Circuits, Nov. 1996, pp. 1703-1714.
17. M.-J. E. Lee, W. J. Dally, and P. Chiang, "Low-Power AreaEfficient High-Speed I/O Circuit Techniques," IEEE J. Solid-State Circuits, Nov. 2000, pp. 1591-1599.
18. A. Hajimiri and T. H. Lee, "Design Issues in CMOS Differential LC Oscillators," IEEE J. Solid-State Circuits, May 1999, pp. 717-724.
19. D. K. Shaeffer and S. Kudszus, "Performance-Optimized Microstrip Coupled VCOs for 40-GHz and 43-GHz OC-768 Optical Transmission," IEEE J. Solid-State Circuits, vol. 38, no. 7, July 2003, pp. 1130-1138.