Timing analysis of embedded software for speculative processors

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2002, Pages 126-131

  Mitra, Tulika ^a   Roychoudhury, Abhik ^a   Li, Xianfeng ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Branch prediction; Worst case execution time

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE SELECTION AND EVALUATION; CONSTRAINT THEORY; EMBEDDED SYSTEMS; REAL TIME SYSTEMS;

BRANCH PREDICTION; EMBEDDED SOFTWARE; STATIC TIMING ANALYSIS; WORST CASE EXECUTION TIME;

PROGRAM PROCESSORS;

EID: 0036953784     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581199.581229     Document Type: Conference Paper

References (18)

1. D. Burger, T. Austin, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Toolset. Technical Report CS-TR96-1308, University of Wisconsin - Madison, 1996.
2. K. Chen, S. Malik, and D.I. August. Retargetable static software timing analysis. In IEEE/ACM Intl. Symp. on System Synthesis (ISSS), 2001.
3. A. Colin and I. Puaut. Worst case execution time analysis for a processor with branch prediction. Journal of Real time Systems, May 2000.
4. CPLEX. The ilog cplex optimizer v7.5, 2002. Commercial software, http://www.ilog.com.
5. C. Ferdinand, F. Martin, and R. Wilhelm. Applying compiler techniques to cache behavior prediction. In ACM Intl. Workshop on Languages, Compilers and Tools for Real-Time Systems, 1997.
6. C. Healy, M. Sjodin, V. Rustagi, and D. Whalley. Bounding loop iterations for timing analysis. In IEEE Real-time Applications Symposium (RTAS), 1998.
7. J.L. Hennessy and D.A. Patterson. Computer Architecture-A Quantitative Approach. Morgan Kaufmann, 1996.
8. SiByte Inc. SiByte SB-1 MIPS64 embedded CPU Core. In Embedded Processor Forum, 2000.
9. Y-T. S. Li, S. Malik, and A. Wolfe. Performance estimation of embedded software with instruction cache modeling. ACM Transactions on Design Automation of Electronic Systems, 4(3), 1999.
10. S-S. Lim, J.H. Han, J. Kim, and S.L. Min. A worst case timing analysis technique for in-order superscalar processors. Technical report, Seoul National University, 1998. Earlier version published in IEEE Real Time Systems Symposium (RTSS) 1998.
11. T. Lundqvist and P. Stenstrom. Integrating path and timing analysis using instruction-level simulation techniques. In Intl. Workshop on Languages, Compilers and Tools for Embedded Systems, 1998.
12. S. McFarling. Combining branch predictors. Technical report, DEC Western Research Laboratory, 1993.
13. IBM Microelectronics. PowerPC 440GP Embedded Processor. In Embedded Processor Forum, 2001.
14. P. Puschner and Ch. Koza. Calculating the maximum execution time of real-time programs. Journal of Real-time Systems, 1(2), (1989).
15. J. Schneider and C. Ferdinand. Pipeline behavior prediction for superscalar processors by abstract interpretation. In ACM Intl. Workshop on Languages, Compilers and Tools for Embedded System, 1999.
16. A.C. Shaw. Reasoning about time in higher level language software. IEEE Transactions on Software Engineering, 1(2), 1989.
17. H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and precise WCET prediction by separated cache and path analysis. Journal of Real Time Systems, May 2000.
18. T.Y. Yeh and Y.N. Patt. Alternative implementations of two-level adaptive branch prediction. In ACM Intl. Symp. on Computer Architecture (ISCA), 1992.