Improving the performance of multithreaded sparse matrix-vector multiplication using index and value compression

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2008, Pages 511-519

  Kourtis, Kornilios ^a   Goumas, Georgios ^a   Koziris, Nectarios ^a  

^a NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE GRAINS; COMPRESSION SCHEMES; DELTA ENCODING; MEMORY BANDWIDTH REQUIREMENTS; MULTITHREADED; NUMERICAL VALUES; SHARED MEMORIES; SPARSE MATRIXES; STRUCTURAL DATUMS; VECTOR MULTIPLICATIONS;

DATA COMPRESSION; ENCODING (SYMBOLS); ONLINE SEARCHING; VECTORS;

DATA STORAGE EQUIPMENT;

EID: 55849145179     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2008.62     Document Type: Conference Paper

References (28)

1. W. K. Anderson, W. D. Gropp, D. K. Kaushik, D. E. Keyes, and B. F. Smith. Achieving high sustained performance in an unstructured mesh cfd application. In SC '99: Proceedings of the 1999 ACM/IEEE conference on Supercomputing, page 69, New York, NY, USA, 1999. ACM.
2. K. Asanovic et al. The landscape of parallel computing research: A view from berkeley. Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 18 2006.
3. R. Barrett, M. Berry, T. F. Chan, J. Demmel, J. M. Donato, J. Dongarra, V. Eijkhout, R. Pozo, C. Romine, and H. V. der Vorst. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods. SIAM, Philadelphia, 1994.
4. M. Burtscher and P. Ratanaworabhan. High throughput compression of double-precision floating-point data. In DCC '07: Proceedings of the 2007 Data Compression Conference, pages 293-302, Washington, DC, USA, 2007. IEEE Computer Society.
5. U. V. Catalyuerek and C. Aykanat. Decomposing irregularly sparse matrices for parallel matrix-vector multiplication. Lecture Notes In Computer Science, 1117:75-86, 1996.
6. D. Culler and J. Singh. Parallel computer architecture. Morgan Kaufmann Publishers San Francisco, 1999.
7. T. Davis. University of Florida sparse matrix collection. NA Digest, 97(23):7, 1997.
8. D. Geer. Chip makers turn to multicore processors. IEEE Computer, 38(5):11-13, 2005.
9. R. Geus and S. Röllin. Towards a fast parallel sparse matrix-vector multiplication. In Parallel Computing: Fundamentals and Applications, International Conference ParCo, pages 308-315. Imperial College Press, 1999.
10. G. Goumas, K. Kourtis, N. Anastopoulos, V. Karakasis, and N. Koziris. Understanding the performance of sparse matrix-vector multiplication. In PDF '08: Proceedings of the 16th Euromicro International Conference on Parallel, Distributed and Network-based Processing, 2008.
11. J. Hennessy and D. Patterson. Computer Architecture0 A Quantitative Approach. Morgan Kaufmann, 2003.
12. L. Hsu, R. Iyer, S. Makineni, S. Reinhardt, and D. Newell. Exploring the cache design space for large scale CMPs. ACMSIGARCH Computer Architecture News, 33(4):24-33, 2005.
13. E. Im and K. Yelick. Optimizing sparse matrix-vector multiplication on SMPs. In 9th SIAM Conference on Parallel Processing for Scientific Computing. SIAM, Mar. 1999.
14. E. Im and K. Yelick. Optimizing sparse matrix computations for register reuse in SPARSITY. Lecture Notes in Computer Science, 2073:127-136, 2001.
15. D. Keyes. Four Horizons for Enhancing the Performance of Parallel Simulations Based on Partial Differential Equations. Springer, 2000.
16. K. Kourtis, G. Goumas, and N. Koziris. Optimizing sparse matrix-vector multiplication using index and value compression. In CF '08: Proceedings of the 2008 conference on Computing frontiers, pages 87-96, New York, NY, USA, 2008. ACM.
17. J. Langou, J. Langou, P. Luszczek, J. Kurzak, A. Buttari, and J. Dongarra. Exploiting the performance of 32 bit floating point arithmetic in obtaining 64 bit accuracy (revisiting iterative refinement for linear systems). In SC '06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing, page 113, New York, NY, USA, 2006. ACM.
18. B. Lee, R. Vuduc, J. Demmel, and K. Yelick. Performance models for evaluation and automatic tuning of symmetric sparse matrix-vector multiply. In ICPP '04: Proceedings of the International Conference on Parallel Processing, pages 169-176 vol.1, 15-18 Aug. 2004.
19. J. Mellor-Crummey and J. Garvin. Optimizing sparse matrix-vector product computations using unroll and jam. International Journal of High Performance Computing Applications, 18(2):225, 2004.
20. J. C. Pichel, D. B. Heras, J. C. Cabaleiro, and F. F. Rivera. Improving the locality of the sparse matrix-vector product on shared memory multiprocessors. In PDP, pages 66-71. IEEE Computer Society, 2004.
21. A. Pinar and M. T. Heath. Improving performance of sparse matrix-vector multiplication. In Supercomputing'99, Portland, OR, Nov. 1999. ACM SIGARCH and IEEE.
22. Y Saad. SPARSKIT: A basic tool kit for sparse matrix computations. Technical report, Computer Science Department, University of Minnesota, Minneapolis, MN 55455, June 1994. Version 2.
23. Y Saad. Iterative Methods for Sparse Linear Systems. SIAM, Philadelphia, PA, USA, 2003.
24. S. Toledo. Improving the memory-system performance of sparse-matrix vector multiplication. IBM Journal of Research and Development, 41(6):711-725, 1997.
25. R. Vuduc, J. Demmel, K. Yelick, S. Kamil, R. Nishtala, and B. Lee. Performance optimizations and bounds for sparse matrix-vector multiply. In Supercomputing, Baltimore, MD, Nov. 2002.
26. J. White and P. Sadayappan. On improving the performance of sparse matrix-vector multiplication. In HiPC '97: 4th International Conference on High Performance Computing, 1997.
27. J. Willcock and A. Lumsdaine. Accelerating sparse matrix computations via data compression. In ICS '06: Proceedings of the 20th annual International Conference on Supercomputing, pages 307-316, New York, NY, USA, 2006. ACM Press.
28. S. Williams, L. Oilker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In SC '07: Proceedings of the 2007 ACM/IEEE conference on Supercomputing, Reno, NV, Nov. 2007.