Impacts of indirect blocks on buffer cache energy efficiency

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2008, Pages 546-553

  Yue, Jianhui ^a   Zhu, Yifeng ^a   Cai, Zhao ^a  

^a University of Maine   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; DATA STORAGE EQUIPMENT; METADATA;

BUFFER CACHES; CONVENTIONAL APPROACHES; DATA BLOCKS; ENERGY SAVINGS; ENERGY-EFFICIENT; MEMORY CHIPS; MEMORY SYSTEMS; TRACE-DRIVEN SIMULATIONS;

ENERGY EFFICIENCY;

EID: 55849111219     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2008.60     Document Type: Conference Paper

References (22)

1. C. G. All R. Butt and Y. C. Hu. The performance impact of kernel prefetching on buffer cache replacement algorithms. In Proceedings of the ACM International Conference on Measurement & Modeling of Computer Systems (SIGMETRICS), Banff, Canada, June 2005.
2. L. A. Barroso, J. Dean, and U. Holzle. Web search for a planet: The Google cluster architecture. IEEE Micro, 23(2):22-28, 2003.
3. J. S. Bucy, G. R. Ganger, and et al. The disksim simulation environment version 3.0 reference manual, http://www.pdl.cmu.edu/DiskSim.
4. L. Cai and Y.-H. Lu. Joint power management of memory and disk. In DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, pages 86-91, Washington, DC, USA, 2005. IEEE Computer Society.
5. V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Scheduler-based dram energy management. In DAC '02: Proceedings of the 39th conference on Design automation, pages 697-702, New York, NY, USA, 2002. ACM Press.
6. B. Diniz, D. Guedes, W. M. Jr., and R. Bianchini. Limiting the power consumption of main memory. In Proceedings of the International Symposium on Computer Architecture ISCA, pages 290-301. ACM Press, June 2007.
7. H. Huang, P. Pillai, and K. G. Shin. Design and implementation of power-aware virtual memory. In USENIX Annual Technical Conference, pages 57-70, 2003.
8. R. Inc. Rambus memory chips. http://www.rambus.com.
9. Intel. Server and workstation chipsets. http://www. Intel.com/products/ server/chipsets/.
10. A. C. Jayaprakash Pisharath and M. Kandemir. Energy management schemes for memory-resident database systems. In ACM Thirteenth Conference on Information and Knowledge Management (CIKM'05), Washington, DC, USA, Nov 2004. ACM Press.
11. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In ASPLOS-IX: Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, pages 105-116, New York, NY, USA, 2000. ACM Press.
12. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. W. Keller. Energy management for commercial servers. Computer, 36(12):39-48, 2003.
13. X. Li, Z. Li, Y. Zhou, and S. Adve. Performance directed energy management for main memory and disks. Trans. Storage, 1(3):346-380, 2005.
14. V. D. L. Luz, M. Kandemir, and I. Kolcu. Automatic data migration for reducing energy consumption in multi-bank memory systems. InDAC '02: Proceedings of the 39th conference on Design automation, pages 213-218, New York, NY, USA, 2002. ACM Press.
15. H. Meuer, E. Strohmaier, J. Dongarra, and H. D. Simon. Top 500 supercomputers. Website, 2005. http://www.top500.org.
16. J. L. Min Lee, Euiseong Seo and J. Kim. Pabc: Power-aware buffer cache management for low power consumption. IEEE Transactions on Computers, 56(4), 2007.
17. B. Moore. Take the data center power and cooling challenge. Energy User News, Aug. 2002.
18. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. DMA-aware memory energy management for data servers. In The Proceedings of the 10th International Symposium on HighPerformance Computer Architecture (HPCA'06), 2006.
19. P. Ramamurthy and R. Palaniappan. Performance-directed energy management using bos. SIGOPS Oper. Syst. Rev., 41(1):66-77, 2007.
20. M. E. Tolentino, J. Turner, and K. W. Cameron. Memorymiser: a performance-constrained runtime system for power-scalable clusters. In CF '07: Proceedings of the 4th international conference on Computing frontiers, pages 237-246, New York, NY, USA, 2007. ACM Press.
21. J. Yue, Y. Zhu, and Z. Cai. Evaluating memory energy efficiency in parallel i/o workloads. In Proceedings of 2007 IEEE International Conference on Cluster Computing (CLUSTER), pages 21 - 30, Austin, TX, USA, Sept. 2007.
22. Q. Zhu and Y. Zhou. Power aware storage cache management. IEEE Transactions on Computers, 54(5):587-602, May 2005.