Evaluating memory energy efficiency in parallel I/O workloads

Proceedings - IEEE International Conference on Cluster Computing, ICCC

Volumn , Issue , 2007, Pages 21-30

  Jianhui Yue, D ^a   Zhu, Yifeng ^a   Cai, Zhao ^a  

^a The University of Maine   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; DISTRIBUTED COMPUTER SYSTEMS; EFFICIENCY; ENERGY CONSERVATION; ENERGY EFFICIENCY; SUPERCOMPUTERS;

ACCESS LOCALITY; ACCESS PATTERNS; BUFFER ALLOCATION; CACHE HIT RATES; CHIP-LEVEL; CLUSTER COMPUTING; COMPLEX INTERACTIONS; DATA SERVERS; ENERGY CONSUMPTION; ENERGY SAVINGS; ENERGY-AWARE; INTERNATIONAL CONFERENCES; MAXIMUM ENERGY; MEMORY CHIPS; MEMORY-MANAGEMENT; PARALLEL I/O; PERFORMANCE GAINS; POWER CONSUMPTION; POWER STATES; REAL-WORLD; RUNNING COSTS;

DATA STORAGE EQUIPMENT;

EID: 53349098108     PISSN: 15525244     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CLUSTR.2007.4629213     Document Type: Conference Paper

References (38)

1. L. A. Barroso, J. Dean, and U. Holzle, "Web search for a planet: The Google cluster architecture," IEEE Micro, vol. 23, no. 2, pp. 22-28, 2003.
2. B. Moore, "Take the data center power and cooling challenge," Energy User News, Aug. 2002.
3. H. Meuer, E. Strohmaier, J. Dongarra, and H. D. Simon, "Top 500 supercomputers," Website, 2005, http://www.top500.org.
4. Y. Zhu and H. Jiang, "CEFT: a cost-effective, fault-tolerant parallel virtual file system," J. Parallel Distrih. Comput., vol. 66, no. 2, pp. 291-306, 2006.
5. M. E. Tolentino, J. Turner, and K. W. Cameron, "An implementation of page allocation shaping for energy efficiency," in Proceedings of 3rd Workshop on High-Performance, Power-Aware Computing, April 2007.
6. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini, "DMA-aware memory energy management for data servers," in The Proceedings of the 10th International Symposium on High-Performance Computer Architecture (HPCAW), 2006.
7. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis, "Power aware page allocution," in ASPLOS-IX: Proceedings of the ninth International conference on Architectural support for programming languages and operating systems. New York, NY, USA: ACM Press, 2000, pp. 105-116.
8. C. Lefurgy, K. Rajamani, F. Ruwson, W. Felter, M. Kistler, and T. W. Keller, "Energy management for commercial servers," Computer, vol. 36, no. 12, pp. 39-48, 2003.
9. L. A. Belady, "A study of replacement algorithms for a virtual-storage computer," IBM Systems Journal, vol. 5, no. 2, pp. 78-101, 1966.
10. E. J. O'Neil, P. E. O'Neil. and G. Weikum, "The lru-k page replacement algorithm for database disk buffering," in Proceedings of the 1993 ACM SIGMOD international conference on Management of data. New York, NY, USA: ACM Press, 1993, pp. 297-306.
11. T. Johnson and D. Shasha, "2Q: A low overhead high performance buffer management replacement algorithm," in Proceedings of the 20th International Conference on Very Large Data Bases (VLDB). San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 1994, pp. 439-450.
12. D. Lee, J. Choi, J.-H. Kim, S. H. Noh, S. L. Min, Y. Cho, and C. S. Kim, "On the existence of a spectrum of policies that subsumes the least recently used (LRU) and least frequently used (LFU) policies," in Proceedings of the 1999 ACM SIGMETRICS International conference on Measurement and Modeling of Computer Systems, 1999, pp. 134-143.
13. Y. Zhou, J. Philbin, and K. Li, "The multi-queue replacement algorithm for second level buffer caches," in Proceedings of the General Track: 2002 USENlX Annual Technical Conference. Berkeley, CA. USA: USENIX Association, 2001, pp. 91-104.
14. S. Jiang and X. Zhang, "LIRS: An efficient low inter-reference recency set replacement policy to improve buffer cache performance," in Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, June 2002, pp. 31-42.
15. S. Jiang, F. Chen, and X. Zhang, "CLOCK-Pro: an effective improvement of the CLOCK replacement," in Proceedings of 2005 USENIX Annual Technical Conference, Apr. 2005.
16. N. Megiddo and D. S. Modha, "ARC: A self-tuning, low overhead replacement cache," in Proceedings of the 2nd USENIX Conference on File and Storage Technologies (FAST), Mar. 2003, pp. 115-130.
17. S. Bansal and D. S. Modha, "CAR: Clock with adaptive replacement," pp. 187-200, Mar. 2004.
18. Intel, "Server and workstation chipsets," http://www.intel.com/ products/server/chipsets/.
19. R. Inc., "Rambus memory chips," http://www.rambus.com.
20. X. Li, Z. Li, Y. Zhou, and S. Adve, "Performance directed energy management for main memory and disks," Trans. Storage, vol. 1, no. 3, pp. 346-380, 2005.
21. F. Wang, Q. Xin, B. Hong, S. A. Brandt, E. L. Miller, D. D. E. Long, and T. T. McLarty, "File system workload analysis for large scale scientific computing applications," in Proceedings of the Twentieth IEEE/Eleventh NASA Goddard Conference on Mass Storage Systems and Technologies. College Park, MD: IEEE Computer Society Press, April 2004. [Online]. Available: http://ssrc.cse.ucsc.edu/Papers/wang-mss04.pdf
22. R. Hedges, B. Loewe, T. McLarty, and C. Morrone, "Parallel file system testing for the lunatic fringe: The care and feeding of restless i/o power users," in MSST '05: Proceedings of the 22nd IEEE / 13th NASA Goddard Conference on Mass Storage Systems and Technologies (MSST'05). Washington, DC, USA: IEEE Computer Society, 2005, pp. 3-17.
23. J. S. Buey, G. R. Ganger, and et al., "The disksim simulation environment version 3.0 reference manual," www.pdl.cmu.edu/DiskSim.
24. Y. Zhu, H. Jiang, X. Qin, and D. Swanson. "A case study of parallel I/O for biological sequence analysis on Linux clusters," in Proceedings of IEEE International Conference on Cluster Computing (CLUSTER), Hong Kong, Dec. 2003, pp. 308-315.
25. C. hsing Hsu and W. chun Feng, "A power-aware run-time system for high-performance computing," in SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing. Washington, DC, USA: IEEE Computer Society, 2005, p. 1.
26. E. Pinheiro, R. Bianchini, E. V. Carrera, and T. Heath, "Load balancing and unbalancing for power and performance in cluster-based systems," in Proceedings of the Workshop on Compilers and Operating Systems for Low Power COLP'01, September 2001. [Online]. Available: http://research.ac.upc.es/pact01/colp/paper04.pdf
27. V. W. Freeh and D. K. Lowenthal, "Using multiple energy gears in mpi programs on a power-scalable cluster." in PPoPP '05: Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming. New York, NY, USA: ACM Press, 2005, pp. 164-173.
28. N. Kappiah, V. W. Freeh, and D. K. Lowenthal, "Just in time dynamic voltage scaling: Exploiting inter-node slack to save energy in mpi programs," in SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing. Washington, DC, USA: IEEE Computer Society, 2005, p. 33.
29. R. Ge. X. Feng, and K. W. Cameron, "Performance-constrained distributed dvs scheduling for scientific applications on power-aware clusters," in SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing. Washington, DC, USA: IEEE Computer Society, 2005, p. 34.
30. B. Lawson and E. Smimi, "Power-aware resource allocation in highend systems via online simulation," in ICS '05: Proceedings of the 19th annual international conference on Supercomputing. New York, NY, USA: ACM Press, 2005, pp. 229-238.
31. K. Coloma, A. Choudhary, A. Ching, W. K. Liao, S. W. Son, M. Kandemir, and L. Ward, "Power and performance in i/o for scientific applications," in IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 10. Washington, DC, USA: IEEE Computer Society, 2005, p. 224.2.
32. V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Scheduler-based dram energy management," in DAC '02: Proceedings of the 39th conference on Design automation. New York, NY, USA: ACM Press, 2002, pp. 697-702.
33. H. Huang, P. Pillai, and K. G. Shin, "Design and implementation of power-aware virtual memory." in USENIX Annual Technical Conference, 2003, pp. 57-70. [Online], Available: citeseer.ist.psu.edu/aiticle/ huang03design.html
34. M. E. Tolentino, J. Turner, and K. W. Cameron, "Memory-miser: a performance-constrained runtime system for power-scalable clusters," in CF '07: Proceedings of the 4th international conference on Computing frontiers. New York. NY, USA: ACM Press, 2007, pp. 237-246.
35. B. Diniz, D. Guedes, W. M. Jr., and R. Bianchini, "Limiting the power consumption of main memory," in Proceedings of the International Symposium on Computer Architecture ISCA. ACM Press, June 2007, pp. 290-301.
36. V. D. L. Luz, M. Kandemir, and I. Kolcu, "Automatic data migration for reducing energy consumption in multi-bank memory systems," in DAC '02: Proceedings of the 39th conference on Design automation. New York, NY, USA: ACM Press, 2002, pp. 213-218.
37. L. Cai and Y.-H. Lu, "Joint power management of memory and disk," in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe. Washington, DC, USA: IEEE Computer Society, 2005, pp. 86-91.
38. Q. Zhu and Y. Zhou, "Power aware storage cache management," IEEE Transactions on Computers, vol. 54, no. 5, pp. 587-602, May 2005.