Polymorphic wavelet architectures using reconfigurable hardware

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 471-474

  Pande, Amit ^a   Zamhreno, Joseph ^a  

^a Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; DISCRETE WAVELET TRANSFORMS; MICROPROCESSOR CHIPS; PLANNING; REAL TIME SYSTEMS; RESOURCE ALLOCATION; WAVELET TRANSFORMS;

APPLICATION REQUIREMENTS; BUILDING BLOCKS; MULTIMEDIA PROCESSING; PERFORMANCE BENEFITS; QUANTITATIVE ANALYSES; RECONFIGURABLE HARDWARES; RECONFIGURABLE SYSTEMS; RESOURCE ALLOCATION DECISIONS; WAVELET ARCHITECTURES;

MULTIMEDIA SYSTEMS;

EID: 54949091978     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4629986     Document Type: Conference Paper

References (12)

1. J. Shapiro, "Embedded image coding using zerotrees of wavelet coefficients," IEEE Transactions on Signal Processing, vol. 41, no. 12, pp. 3445-3462, Dec. 1993.
2. A. Said and W. Pearlman, "An image multiresolution representation for lossless and lossy image compression," IEEE Transactions on Image Processing, vol. 5, pp. 1303-1310, 1996.
3. C. Christopoulos, A. Skodras. and T. Ebrahimi, "The JPEG2000 still image coding system: an overview," IEEE Transactions on Consumer Electronics, vol. 46, no. 4, pp. 1103-1127. Nov 2000.
4. K. Kotteri, S. Barua, A. Bell, and J. Carletta, "A comparison of hardware implementations of the biorthogonal 9/7 DWT: convolution versus lifting,"' IEEE Transactions on Circuits and Systems II, vol. 52, no. 5, pp. 256-260, May 2005.
5. M. Martina and G. Masera, "Low-complexity, efficient 9/7 wavelet filters implementation,"' in Proceedings of the Intl. Conference on Image Processing (ICIP), Sept. 2005.
6. -, "Multiplierless, folded 9/7 5/3 wavelet VLSI architecture," IEEE Transactions on Circuits and Systems II, vol. 54, no. 9, pp. 770-774, Sept. 2007.
7. M. Alam, C. Rahman, W. Badawy, and G. Jullien, "Efficient distributed arithmetic based dwt architecture for multimedia applications," in Proceedings of the Intl. Workshop on SoC for Real Time Applications, 2003, pp. 333-336.
8. J. Ritter and P. Molitor, "A pipelined architecture for partitioned dwt based lossy image compression using FPGAs," in Proceedings of the Intl. symposium on Field Programmable Gate Arrays (FPGA), 2001, pp. 201-206.
9. D. Tay, "Rationalizing the coefficients of popular biorthogonal wavelet filters," IEEE Transactions on Circuits and Systems for Video Technology., vol. 10, no. 6, pp. 998-1005, Sept. 2000.
10. A. Pande and J. Zambreno, "Design and analysis of efficient reconfigurable wavelet filters," in IEEE International Conference on Electro/Information Technology.
11. D. Tay, "A class of lifting based integer wavelet transform," in Proceedings of the Intl. Conference on Image Processing (ICIP), 2001, pp. 602-605.
12. C. Huang, P. Tseng, and L. Chen. "Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform," IEEE Transactions on Signal Processing, vol. 52, no. 4, pp. 1080-1089, Apr. 2004.