The correspondence between deterministic and stochastic digital neurons: Analysis and methodology

IEEE Transactions on Neural Networks

Volumn 19, Issue 10, 2008, Pages 1739-1752

  Geretti, Luca ^a   Abramo, Antonio ^a  

^a UNIVERSITY OF UDINE   (Italy)

Author keywords

Deterministic equivalence; FPGA implementation; Stochastic neuron

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE CLASSIFICATION; MILITARY OPERATIONS; NETWORK PROTOCOLS; NEURAL NETWORKS; SENSOR NETWORKS;

APPLICATION EXAMPLES; DETERMINISTIC EQUIVALENCE; FPGA IMPLEMENTATION; NEURAL NETWORK APPLICATIONS; NEURAL-NETWORK; NEURON ACTIVATION FUNCTIONS; STOCHASTIC; STOCHASTIC NEURON;

STOCHASTIC PROGRAMMING;

ALGORITHM; ARTICLE; ARTIFICIAL NEURAL NETWORK; COMPUTER SIMULATION; FEEDBACK SYSTEM; MATHEMATICAL COMPUTING; SIGNAL PROCESSING; STATISTICAL MODEL; STATISTICS;

ALGORITHMS; COMPUTER SIMULATION; FEEDBACK; MODELS, STATISTICAL; NEURAL NETWORKS (COMPUTER); NUMERICAL ANALYSIS, COMPUTER-ASSISTED; SIGNAL PROCESSING, COMPUTER-ASSISTED; STOCHASTIC PROCESSES;

EID: 54349091739     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2008.2001775     Document Type: Article

References (18)

1. H. Hikawa, "A new digital pulse-mode neuron with adjustable activation function," IEEE Trans. Neural Netw., vol. 14, no. 1, pp. 236-242, Jan. 2003.
2. H. Hikawa, "A digital hardware pulse-mode neuron with piecewise linear activation function," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1028-1037, Sep. 2003.
3. N. Nedjah and L. Mourelle, "FPGA-based hardware architecture for neural networks: Binary radix vs. Stochastic," Proc. Symp. Integrated Circuits Syst, Design, pp. 111-116, 2003.
4. S. Bade and B. Hutchings, "FPGA-based stochastic neural networks-Implementation," in Proc. IEEE Workshop FPGAs Custom Comput. Mach., 1994, pp. 189-198.
5. M. Martincigh and A. Abramo, "A new architecture for digital stochastic pulse-mode neurons based on the voting circuit," IEEE Trans. Neural Netw., vol. 16, no. 6, pp. 1685-1693, Nov. 2005.
6. M. van Daalen, P. Jeavons, and J. Shawe-Taylor, "A stochastic neural architecture that exploits dynamically reconfigurable FPGAs," in Proc. IEEE Workshop FPGAs Custom Comput. Mach., 1993, pp. 202-211.
7. M. Pearson, A. Pipe, B. Mitchinson, K. Gurney, C. Melhuish, I. Gilhespy, and M. Nibouche, "Implementing spiking neural networks for real-time signal-processing and control applications: A model-validated FPGA approach," IEEE Trans. Neural Netw., vol. 18, no. 5, pp. 1472-1487, Sep. 2007.
8. N. Patel, S. Nguang, and G. Coghill, "Neural network implementation using bit streams," IEEE Trans. Neural Netw., vol. 18, no. 5, pp. 1488-1504, Sep. 2007.
9. A. Nadas, "Binary classification by stochastic neural nets," IEEE Trans. Neural Netw., vol. 6, no. 2, pp. 488-491, Mar. 1995.
10. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network," IEEE Trans. Neural Netw., vol. 3, no. 3, pp. 434-443, May 1992.
11. N. Nedjah and L. de Macedo Mourelle, "Stochastic reconfigurable hardware for neural networks," in Proc. Euromicro Symp. Digit. Syst. Design, 2003, pp. 438-442.
12. P. Burge, M. van Daalen, B. Rising, and J. Shawe-Taylor, "Stochastic bit-stream neural networks," in Pulsed Neural Networks, W. Maass and C. Bishop, Eds. Cambridge, MA: MIT Press, 1999, p. 337, 1999.
13. S. Ghilezan, J. Pantovic, and J. Zunic, "Separating points by parallel hyperplanes - Characterization problem," IEEE Trans. Neural Netw. vol. 18, no. 5, pp. 1356-1363, Sep. 2007.
14. J. Freixas and X. Molinero, "The greatest allowed relative error in weights and threshold of strict separating systems," IEEE Trans. Neural Netw., vol. 19, no. 5, pp. 770-781, May 2008.
15. M. van Daalen, J. Zhao, and J. Shawe-Taylor, "Real time output derivatives for on chip learning using digital stochastic bit stream neurons," Electron. Lett., vol. 30, pp. 1775-1777, 1994.
16. P. Jeavons, D. Cohen, and J. Shawe-Taylor, "Generating binary sequences for stochastic computing," IEEE Trans. Inf. Theory, vol. 40, no. 3, pp. 716-720, May 1994.
17. J. Zhao, J. Shawe-Taylor, and M. van Daalen, "Learning in stochastic bit stream neural networks," Neural Netw., vol. 9, pp. 991-998, 1996.
18. B. Brown and H. Card, "Stochastic neural computation I: Computational elements," IEEE Trans. Comput., vol. 50, no. 9, pp. 891-905, Sep. 2001.