A new digital pulse-mode neuron with adjustable activation function

IEEE Transactions on Neural Networks

Volumn 14, Issue 1, 2003, Pages 236-242

  Hikawa, Hiroomi ^a  

^a OITA UNIVERSITY   (Japan)

Author keywords

Backpropagation algorithm; Field programmable gate array (FPGA); Multilayer neural network (MNN); On chip learning; Pulse mode operation

Indexed keywords

ALGORITHMS; BACKPROPAGATION; FIELD PROGRAMMABLE GATE ARRAYS; FUNCTIONS; LEARNING SYSTEMS; VLSI CIRCUITS;

BACKPROPAGATION ALGORITHMS;

MULTILAYER NEURAL NETWORKS;

EID: 0037279954     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2002.804312     Document Type: Article

References (13)

1. S.Y. Kung, Digital Neural Networks. Englewood Cliffs, NJ: Prentice-Hall, 1993.
2. 2", IEEE Trans. Circuits Syst. I. vol. 45, pp. 538-546, May 1998.
3. G. Frank, G. Hartmann, A. Jahnke, and M. Schäfer, "An accelerator for neural networks with pulse-coded model neuron," IEEE Trans. Neural Networks, vol. 10, pp. 527-538, May 1999.
4. L.M. Reyneri, "A performance analysis of pulse stream neural and fuzzy computing systems," IEEE Trans. Circuits Syst., vol. 42, pp. 642-660, Oct. 1995.
5. H. Hikawa, "Learning performance of frequency-modulation digital neural network with on-chip learning," in Proc. IEEE ICNN'98, 1998, pp. 557-562.
6. _, "Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics," IEEE Trans. Neural Networks, vol. 10, pp. 545-553, May 1999.
7. Y. Hirai and K. Nishizawa, "Hardware implementation of a PCA learning by an asynchronous PDM digital circuit," in Proc. IEEE IJCNN 2000, July 2000.
8. F. C. Hoppensteadt and E. M. Izhikevich, "Pattern recognition via synchronization in phase-locked loop neural networks," IEEE Trans. Neural Networks, vol. 11, pp. 734-738, May 2000.
9. D. Ngayen and F. Holt, "Stochastic processing in a neural application," in Proc. Int. Joint Conf. Neural Networks, vol. 3, 1987, pp. 281-291.
10. Y. C. Kim and M. A. Shanblatt, "Random noise effects in pulse-mode digital multilayer neural networks," IEEE Trans. Neural Networks, vol. 6, pp. 220-229, Jan. 1995.
11. _, "Architecture and statistical model of a pulse-mode digital multilayer neural network," IEEE Trans. Neural Networks, vol. 6, pp. 1109-1118, Sept. 1995.
12. Y. Maeda and T. Tada, "FPGA implementation of a pulse density neural network using simultaneous perturbation," in Proc. IEEE Int. Joint Conf. Neural Networks, July 2000.
13. D. E. Rumelhart, G. E. Hilton, and R. J. Williams, "Learning representations by back-propagation errors," Nature, vol 323-9, pp. 533-536, Oct. 1986.