Design of fault-secure parity-prediction Booth multipliers

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 7-14

  Nicolaidis, M ^a   Duarte, R O ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BOOTH MULTIPLIERS; FAULT SECURE; PARITY PREDICTION; RECODING; SINGLE FAULT;

DESIGN; ELECTRON MULTIPLIERS;

FORECASTING;

EID: 53749095643     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655830     Document Type: Conference Paper

References (16)

1. M. Annaratone, "Digital CMOS Circuit Desing", Kluwer Academic Publishers. 1989
2. AvrzrertJs A., Arithmetic Algorithms for Error-Coded Operands IEEE TC, Vol. C-22, No. 6, pp.567-572, June 1973.
3. A.D. Booth, "A signed Binary Multiplication Technique", Quarterly Journal of Mechanics and Applied Mathematics. N4, pp. 236-240, June 1951
4. B. Burgess, M. Alexander. Y.-W. Ho. S.P. Litch, and Cols., "The PowerPC™ 603 Microprocessor: A High Performance, Low Power, Superscalar RISC Microprocessor, Design Automation Conference DAC94, pp. 330-306,1994
5. W.C. Carter, P.R. Schneider, "Design of Dynamically Checked Computers", in Proc. IFIPConi.Edinburqh. Scotland. Aug. 1968,pp.878-883
6. Duarte R. O, Nicolaidis M., "A CAD Framework for Efficient Self-Checking Data Path Design", 3rd IEEE Intl. On-Line Testing Workshop, Aghia Pelaghia, Crete, Greece, July 1997.
7. H. Makino, Y. Nakase, H. Suzuki, H. Morinaka, H. Shinohara and K. Mashiko, "An 8.8-ns 54 x 54-bit Multiplier with High Speed Redundant Binary Architecutre", IEEE Journal of Solid-State Circuits, vol. 31, n6, June 1996
8. O.L McSorley, "High Spaed Arithmetic in Binary Computers", in Proc. of the IRE, pp. 67-91.lam iarv 1 961
9. J, Mori, M. Nagamatsu, Wh. S.H"anaka, M. Noda-et at., "A 10-ns 54x54 Paral elStructuredcFull Array Multiplier with 0.5pm CMOS Technology, IEEE Journal of Solid-State Circuits, vol. SC-26 N4, pp. 600-605, April 1991
10. Nicolaidis M. Efficient Implementation of Self-Checking Adders and ALUs. Proc. 23th Fault Tolerant Computing Symposium, Toulouse France, June 1993.
11. Nicolaidis M. Duarte R.O., Manich S., Figueras J., "Fault Secure Parity Prediction Arithmetic Operators". IEEE Design and Test of Computers April-June 1997.
12. T. Sato, N. Nakajima, T. Sukemura, G. Goto, "A Regularly Structured 54-Bit Modified Wallace-tree Multiplier". VLSBesign Conference, pp. 1.1/! Ca," 1981
13. Sellers F.F-. el all, Error Detecting Logic for Digital Computers, New-YorkiTweuraw-Hill 1968.
14. H. Al-Twaijry and M. Fli/nn, "Performance/Area Tradeoffs in Booth Multipliers". Tech". Rep.: CSL-TR-95-684, November 1995
15. N.H.E Weste, K. Eshraghian, Priciples of CMOS VLSI Design A Systems Perspective-scond edition, Addison-Wesley Puhlishinq Co 1994
16. R.K. Yu and G.B Zyner, "167 MHz Radix-4 Floatina Point Multiplier, in Proc. 14th Symposium on Computer Arithmetic, pp. 149-154, 1995.