Floating-point division algorithms for an ×86 microprocessor with a rectangular multiplier

2007 IEEE International Conference on Computer Design, ICCD 2007

Volumn , Issue , 2007, Pages 304-310

  Schulte, Michael J ^a   Tan, Dimitri ^b   Lemonds, Carl E ^b  

^a UNIVERSITY OF WISCONSIN   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DESIGNS; DIVISION ALGORITHMS; FLOATING POINT DIVISIONS; IEEE-754; INTERNATIONAL CONFERENCES; MULTIMEDIA APPLICATIONS; PRECISION FLOATING; SCIENTIFIC COMPUTING;

FREQUENCY MULTIPLYING CIRCUITS;

ALGORITHMS;

EID: 52949096492     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2007.4601917     Document Type: Conference Paper

References (25)

1. S. K. Raman, V. Pentkovski, and J. Keshava, "Implementing Streaming SIMD Extensions on the Pentium III Processor," IEEE Micro, vol. 20, no. 4, pp. 47-57, July 2000.
2. Advanced Micro Devices, AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and ×87 Floating-Point Instructions, Revision 3.07, September 2006.
3. ANSI and IEEE, IEEE Standard for Binary Floating-point Arithmetic, 1985.
4. W.-.C Ma and C.-L. Yang, "Using Intel Streaming SIMD Extensions for 3D Geometry Processing," Proceedings of the 3rd IEEE Pacific-Rim Conference on Multimedia, pp. 1080-1087, December 2002
5. S. F. Oberman and M. J. Flynn, "Division Algorithms and Implementations," IEEE Transactions on Computers, vol. 46, no. 8, pp. 833-854, August 1997.
6. M. D. Ercegovac and T. Lang, Division and Square Root: Digit-Recurrence Algorithms and Implementations, Kluwer Academic Publishers, 1994.
7. D. Wong and M. Flynn, "Fast Division Using Accurate Quotient Approximations to Reduce the Number of Iterations," IEEE Transactions on Computers, vol. 41, no. 8, pp. 981-995, August 1992.
8. W. S. Briggs and D. W. Matula, "A 17 × 69 Bit Multiply and Add Unit with Redundant Binary Feedback and Single Cycle Latency," Proceedings of the 11th IEEE Svmposium on Computer Arithmetic, pp. 163-170, July 1993.
9. W. S. Briggs and D. W. Matula, "Method and Apparatus for Performing Division Using a Rectangular Aspect Ratio, Multiplier," U.S. Patent No. 5,046,038, 1989.
10. W. S. Briggs and D. W. Matula, "Method and Apparatus for Performing Prescaled Division," U.S. Patent No. 5,475,630, 1995.
11. M. D. Ercegovac, T. Lang, and P. Montuschi, "Very High Radix Division with Prescaling and Selection by Rounding," IEEE Transactions on Computers, vol. 43, no. 8, pp. 909-918, August 1994.
12. T. Lang and P. Montuschi, "Boosting Very High Radix Division with Prescaling and Selection by Rounding, " IEEE Transactions on Computers, vol. 50, no. 1, pp. 13-27, January 2001.
13. R. E. Goldschmidt, Applications of Division by Convergence, M.S. thesis, Dept. of Electrical Engineering, MIT, Cambridge, MA, June 1964.
14. M. Flynn, "On Division by Functional Iteration," IEEE Transactions on Computers, vol. 19, no. 8, pp. 702-706, August 1970.
15. th IEEE Symposium on Computer Arithmetic, pg. 106-115, 1999.
16. S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers,"The IBM System/360 Model 91: Floating-Point Execution Unit," IBM Journal of Research and Development, vol. 11, pp. 34-53, Jan. 1967.
17. H. Darley, M. Gill, D. Earl, D. Ngo, P. Wang, M. Hipona, and J. Dodrill, "Floating Point/Integer Processor with Divide and Square Root Functions," U.S. Patent No. 4,878,190, 1989.
18. E. M. Schwarz, L. Sigal, and T. J. McPherson, "CMOS Floating-point Unit for the S/390 Parallel Enterprise Server G4," IBM Journal of Research and Development, vol. 41, no. 4/5, pp. 475-488, July/September 1997.
19. M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann Publishers, 2004.
20. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, 2000.
21. I. Koren, Computer Arithmetic Algorithms, A. K. Peters, 2002.
22. G. Even, P.-M Seidel, and W. E. Ferguson, "A Parametric Error Analysis of Goldschmidt's Division Algorithm," 16th IEEE Symposium on Computer Arithmetic, pp. 165-171, June 2003.
23. G. Even and P.-M. Seidel, "Pipelined Multiplicative Division with IEEE Rounding," IEEE International Conference on Computer Design, pp. 240-245, 2003.
24. G. Even and P.-M. Seidel, "Pipelined Multiplicative Division with IEEE Rounding," U.S. Patent No. 2004/0128338, July, 2004.
25. S. F. Oberman, "Bipartite Look-up Table with Output Values Having Minimized Absolute Error," U.S. Patent No. 6,223,192, April, 2001.