Monolithic integration of a 3-level DCM-operated low-floating-capacitor buck converter for DC-DC step-down conversion in standard CMOS

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2008, Pages 4229-4235

  Villar, Gerard ^a   Alarcón, Eduard ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CAPACITORS; DIELECTRIC DEVICES; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT; ENERGY STORAGE; GATE DIELECTRICS; GATES (TRANSISTOR); MONOLITHIC INTEGRATED CIRCUITS; NONMETALS; POWER CONVERTERS; SILICON; STANDARDS;

BUCK CONVERTERS; DEGREES OF FREEDOM; DESIGN SPACES; DESIGN-ORIENTED ANALYSIS; DOWN-CONVERSION; DRIVING SCHEMES; FLOATING CAPACITORS; INTEGRABILITY; LEVEL 2; MONOLITHIC INTEGRATIONS; OPTIMIZED DESIGNS; OUTPUT CURRENTS; PAPER ADDRESSES; POWER-MOSFETS; SILICON AREA; STANDARD CMOS;

POWER ELECTRONICS;

EID: 52349088899     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2008.4592620     Document Type: Conference Paper

References (9)

1. Furukawa and Y. Sugimoto, "A synchronous, step-down from 3.6v to 1.0v, 1MHz PWM CMOS DC/DC converter", in Solid-State Circuits Conference, 2001. ESSCIRC 2001. Proceedings of the 27th European, pages 69-72, September 2001.
2. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(3):514-522, 2003.
3. S. Musunuri and P. L. Chapman, "Optimization of CMOS transistors for low power DC-DC converters", in IEEE 36th Power Electronics Specialists Conference 2005, PESC '05, pages 2151-2157, Recife, 2005.
4. O. Trescases and Wai Tung Ng, "Variable output, soft-switching DC/DC converter for VLSI dynamic voltage scaling power supply applications", in IEEE 35th Power Electronics Specialists Conference 2004, PESC'04, Vol. 6, 4149-4155, June 2004.
5. T. A. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage-source inverters", in 23rd IEEE Power Electronics Specialists Conference 1992, PESC '92, pages ([0-9]+)-([0-9]+), Toledo, June/July 1992.
6. G. Villar, E. Alarcon, F. Guinjoan, A. Poveda, "Quasi-optimum Efficiency in Output Voltage Hysteretic Control for a Buck Switching Converter with Wide Load Range", IEEE 36th Power Electronics Specialists Conference 2005, PESC'05, Recife, Brasil, June 2005.
7. G. Villar, "Monolithic integration in standard CMOS technologies of switching power converters for low power applications". PhD. Thesis, Universitat Politècnica de Catalunya, Barcelona, Nov. 2007.
8. G. Villar, E. Alarcon, F. Guinjoan, A. Poveda, "Towards an on-chip boost switching power converter: a design space exploration", HAIT journal of science and engineering, Special issue on power electronics, vol. 2, iss-3-4, pp. 386-397.
9. G. Villar, E. Alarcon, J. Madrenas, F. Guinjoan, A. Poveda, "Energy optimization of tapered buffers for CMOS on-chip switching power converters", IEEE International Symposium on Circuits and Systems 2005, ISCAS'05, Kobe, Japan, May 2005.