Optimization of CMOS transistors for low power DC-DC converters

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn 2005, Issue , 2005, Pages 2151-2157

  Musunuri, Surya ^a   Chapman, Patrick L ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC INVERTERS; ENERGY EFFICIENCY; OPTIMIZATION; SWITCHING THEORY; TRANSISTORS;

BUCK CONVERTERS; CMOS TRANSISTORS; LOW POWER CONVERTERS; MONOLITHIC BUCK CONVERTERS;

DC-DC CONVERTERS;

EID: 33847725765     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2005.1581930     Document Type: Conference Paper

References (16)

1. S. Musunuri and P. L. Chapman, "Multi-layer spiral inductor design for monolithic DC-DC converters," in Proceedings of the IEEE Industry Applications Conference, vol. 2, 2003, pp. 1270-1275.
2. S. Musunuri, P. L. Chapman, J. Zou, and C. Liu, "Inductor design for monolithic DC-DC converters," in Proceedings of the IEEE Power Electronics Specialist Conference, vol. 1, 2003, pp. 227-232.
3. P. Favrat, P. Deval, and M. J. Declercq, "A high-efficiency CMOS voltage doubler," IEEE Journal of Solid-State Circuits, vol. 33, pp. 410-416, 1998.
4. M. Borah, R. M. Owens, and M. J. Irwin, "Transistor sizing for low power CMOS circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, pp. 665-671, 1996.
5. M. Borah, M. J. Irwin, and R. M. Owens, "Minimizing power consumption of static CMOS circuits by transistor sizing and input reordering," in Proceedings of the 8th International Conference on VLSI Design, 1995, pp. 294-298.
6. R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, "Power efficient charge pump in deep submicron standard CMOS technology," IEEE Journal of Solid-State Circuits, vol. 38, pp. 1068-1071, 2003.
7. A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage CMOS DC-DC converter for a portable battery-operated system," in Proceedings of the 25th Annual IEEE Power Electronics Specialists Conference, 1994, pp. 619-626.
8. V. Kurson, S. G. Narendra, V. K. De, and E. G. Friedman, "Monolithic DC-DC converter analysis and MOSFET gate voltage optimization," in Proceedings of the Fourth International Symposium on Quality Electronic Design, 2003, pp. 279-284.
9. R. K. Williams, W. Grabowski, A. Cowell, M. Darwish, and J. Berwick, "The dual-gate W-switched power MOSFET: a new concept for improving light load efficiency in DC/DC converters," in Proceedings of the IEEE International Symposium on Power Semiconductor Devices and IC's, 1997, pp. 193-196.
10. D. Guckenberger and K. Komegay, "Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology," in Proceedings of the International Symposium on Low Power Electronics and Design, 2003, pp. 449-454.
11. S.-H. Jung, N.-S. Jung, J.-T. Hwang, and G.-H. Cho, "An integrated CMOS DC-DC converter for battery-operated systems," in Proceedings of the IEEE Power Electronics Specialists Conference, vol. 1, 1999, pp. 43-47 vol.1.
12. M. Mino, K. Tsukamoto, K. Yanagisawa, A. Tago, and T. Yachi, "A compact buck-converter using a thin-film inductor," in Proceedings of the Eleventh Annual Applied Power Electronics Conference and Exposition, vol. 1, 1996, pp. 422-426.
13. Y. Katayama, S. Sugahara, H. Nakazawa, and M. Edo, "High-power- density MHz-switching monolithic DC-DC converter with thin-film inductor," in Proceedings of the IEEE Power Electronics Specialists Conference, vol. 3, 2000, pp. 1485-1490 vol.3.
14. S. Musunuri and P. L. Chapman, "Fabrication and characterization of PDMA inductors," in Proceedings of the Power Electronics Specialists Conference, 2004. PESO 04. 2004 IEEE 35th Annual, vol. 6, 2004, pp. 4460-4466 Vol.6.
15. A. C. Jan M. Rabaey, B. Nikolic, Digital Integrated Circuits. Prentice Hall, 2003.
16. The MOSIS Service, http://www.mosis.org.