Adaptive precision neural networks for image classification

Proceedings of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2008

Volumn , Issue , 2008, Pages 244-251

  Gilberti, Michael ^a   Doboli, Alex ^a  

^a Stony Brook University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; ARTIFICIAL INTELLIGENCE; BAR CODES; CLASSIFICATION (OF INFORMATION); IMAGE ANALYSIS; IMAGE CLASSIFICATION; VEGETATION;

CODE CLASSIFICATION; HARDWARE BLOCKS; RECONFIGURABLE LOGIC;

NEURAL NETWORKS;

EID: 51949091235     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2008.65     Document Type: Conference Paper

References (11)

1. S. Hauck and T. Fry, The Chimaera Reconfigurable Functional Unit., IEEE Transactions on VLSI Systems, Vol 12, No. 2, February 2004.
2. H. Singh and G. LU, Morphosys, An Integrated Recon-figurable System for Data-Parallel and Computational Intensive Applications,. IEEE Transactions on Computers, Vol 49, No. 5, May 2000.
3. H. Zhang and V. Prabhu, A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing,. IEEE Transactions on Solid State Circuits, Vol 35, No. 11, November 2000.
4. M. Haldar, A. Nayak, N. Shenoy, A. Choudhary and P. Banerjee FPGA Hardware Synthesis from MATLAB™,. Proceedings of the 14th International Conference on VLSI Design, IEEE 2001.
5. "Xilinx Floating-Point Operator v3.0", Xilinx, Inc. Product Specification DS335, September 28, 2006.
6. S. Kirkpatrick, C. D. Gelatt, Jr. M. P. Vecchi, Optimization by Simulated Annealing. Science, Volume 220, Number 4598, 13 May 1983,
7. H. DeMuth, M. Beale, "MATLAB Neural Network Toolbox version 4.0", The Mathworks, Inc., July, 2002.
8. Palmer, R. C., The Bar Code Book: A Comprehensive Guide to Reading, Printing, Specifying and Applying Bar Code and Other Machine Readable Symbols,. Fourth Ed., Helmers Publishing, 2001.
9. A. Canas, E. M. Ortigosa, E. Ross and P. Ortigosa, FPGA Implementation of a Fully and Partially Connected MLP: Application to Automatic Speech Recognition,. FPGA Implementations of Neural Networks, 271-296, A. R. Omondi ans J. C. Rajapakse (eds). Springer 2006.
10. A. W. Savich, M. Moussa, S. Areibi, The Impact of Arithmetic Representation on Implementing MLP-BP on FPGA: A Study,. IEEE Transactions on Neural Networks, Vol 18, No. 1, January 2007.
11. A.. Himavathi, D. Anitha, A. Muthuramalingam, Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization,. IEEE Transactions on Neural Networks, Vol 18, No. 3, May 2007.