An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2008, Pages 61-64

  Cohen, Emanuel ^a,b   Ravid, Shmuel ^a,b   Ritter, Dan ^a,b  

^a INTEL CORPORATION   (Israel)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

60 ghz; LNA; NF; Power consumption

Indexed keywords

AUDIO FREQUENCY AMPLIFIERS; CMOS INTEGRATED CIRCUITS; COPPER; DIES; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; ELECTRONICS INDUSTRY; LOW NOISE AMPLIFIERS; METALS; NOISE FIGURE; RADIO WAVES;

60 GHZ; CMOS PROCESSING; DIE AREA; DIE SIZE; LNA; NF; NOISE FIGURE (NF); PHASE ARRAYS; POWER CONSUMPTION; RADIO FREQUENCY INTEGRATED CIRCUITS; SPIRAL INDUCTORS; TOTAL POWER CONSUMPTION; TRANSISTOR SIZE; ULTRA LOW POWER;

INTEGRATED CIRCUITS;

EID: 51849161821     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561386     Document Type: Conference Paper

References (6)

1. A. Hajimiri, H. Hashemi, A. Natarajan, X. Guan, A. Komijani, "Integrated Phased Array Systems in Silicon" Proceedings of the IEEE Sept. 2005 Page(s):1637-1655
2. Chieh-Min Lo, Chin-Shen Lin and Huei Wang, "A miniature V-band 3-stage cascode LNA in 0.13um CMOS" in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 1254-1263.
3. B. Heydari, M. Bohsali, E. Adabi and A.M. Niknejad, "Low-power mm-wave components up to 104GHz in 90nm CMOS" in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 200-201.
4. T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M.-T. Yang, P. Schvan, S. P. Voinigescu, "Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio" in IEEE J. of Solid-State Circuits, pp. 1044-1057 May 2007.
5. S. Pellerano, Y. Palaskas , K. Soumyanath "A 64GHz 6.5dB NF 15.5dB Gain LNA in 90nm CMOS" in IEEE ESSCIRC 2007
6. Sanduleanu, M.A.T.; Gang Zhang; Long, J.R."31-34GHz low noise amplifier with on-chip microstrip lines and inter-stage matching in 90-nm baseline CMOS" in RFIC IEEE 2006