Design and performance evaluation of a reconfigurable delta MIN for MPSOC

Proceedings of the International Conference on Microelectronics, ICM

Volumn , Issue , 2007, Pages 115-118

  Aydi, Yassine ^a,b   Meftali, Samy ^b   Dekeyser, Jean Luc ^b   Abid, Mohamed ^a  

^a UNIVERSITY OF SFAX   (Tunisia)

^b UNIV LILLE   (France)

Author keywords

Delta MIN; MPSOC; Network design; NOC; Reconfigurable MIN

Indexed keywords

BIOLOGICAL MATERIALS; ELECTRIC NETWORK TOPOLOGY; FAULT TOLERANCE; INTERCONNECTION NETWORKS; MICROELECTRONICS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE; SEMICONDUCTOR DEVICE MANUFACTURE;

DELTA MIN; MPSOC; NETWORK DESIGN; NOC; RECONFIGURABLE MIN;

DESIGN;

EID: 51849137453     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2007.4497674     Document Type: Conference Paper

References (14)

1. W.O. Cesario, "Multi-processor SoC platforms: a component-based design approach", IEEE Design and Test of Computers 19 (6) (2002), pp52-63.
2. C. Stunkel, "The SP2 High-Performance Switch", IBM Systems Journal 34 (2) (1995), pp. 185-204.
3. M. Keating, P. Bricaud, "Reuse methodology manual for system on chip design", Kluwer Academic, Boston (2002).
4. R. Lauwereins, "Creating a world of smart reconfigurable devices", In Field Programmable Logic FPL (2002), pp790-794.
5. T. Cheung, "A simulation study of the cray x-mp memory system", IEEE Transactions on Computers 35 (7) (1986), pp613-622.
6. S. Duquennoy, S. Le Beux , P. Marquet , S. Meftali , J. Dekeyser, "MpNOC Design: modeling and simulation", In 15th IP based SOC Design Conference (2006), pp229-232.
7. C.P. Kruskal, "The performance of multistage interconnection networks for multiprocessors", IEEE Transactions on Computers 37 (11)(1986), pp1091-1098.
8. C.C. Fan, J. Bruck, "Tolerating Multiple faults in Multistage interconnection Networks with Minimal Extra Stages", IEEE Transactions on Computers 49 (9) (2000), pp998-1004.
9. D. Tutsch, M. Brenner, "MINSimulate A Multistage Interconnection Network Simulator",. In 17th European Simulation Multiconference: Foundations for Successful Modeling & Simulation (ESM'03), Nottingham, pp 211.216.
10. K. Goossens, "Formal Methods for Networks on Chips", In Fifth International Conference on Application of Concurrency to System Design :ACSD (2005), pp188-189.
11. D. Tutsch, G. Hommel, "Generating Systems of Equations for Performance Evaluation of Buffered Multistage Interconnection Networks", Journal of Parallel and Distributed Computing 62 (2) (2002), pp228-240.
12. T. Szymanski, V. Hamacher, " On the universality of multistage interconnection networks", IEEE Computer Society Press (1994) , pp. 73-101.
13. C Kruskal, M. Snir, "A unified theory of interconnection network ", Theoretical Computer Science 48 (1986), pp75-94.
14. M. Collier, "A systematic analysis of Equivalence in Multistage Networks", In Journal of Light wave Technology 20 (9) (2002), pp228-240.