A tapered cascaded multi-stage distributed amplifier with 370GHz GBW in 90nm CMOS

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2008, Pages 57-60

  Arbabian, Amin ^a   Niknejad, Ali M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Cascaded multi stage distributed amplifier; CMOS DA; Elevated coplanar waveguides; Tapering

Indexed keywords

CASCADED MULTI-STAGE DISTRIBUTED AMPLIFIER; CMOS DA; DIGITAL CMOS; ELEVATED COPLANAR WAVEGUIDES; GAIN-BANDWIDTH; INPUT AND OUTPUT; MATCHINGS; PASS-BAND GAIN; RADIO FREQUENCY INTEGRATED CIRCUITS; TAPERING;

BROADBAND AMPLIFIERS; DIGITAL INTEGRATED CIRCUITS; ELECTRONICS INDUSTRY; INTEGRATED CIRCUITS; OPTICAL DESIGN; RADIO FREQUENCY AMPLIFIERS; RADIO WAVES; TELECOMMUNICATION SYSTEMS;

AMPLIFIERS (ELECTRONIC);

EID: 51849133517     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561385     Document Type: Conference Paper

References (9)

1. M.-D. Tsai, H. Wang, J.-F. Kuan, C.-S. Chang. "A 70GHz cascaded multistage distributed amplifier in 90nm CMOS technology," ISSCC Dig. Tech. Papers, pp. 402-403, Feb. 2005.
2. R.-C Liu, T.-P. Wang, L.-H. Lu, H. Wang, S.-H. Wang, C.-P. Chao, "An 80GHz travelling-wave amplifier in a 90nm CMOS technology," ISSCC Dig. Tech. Papers, pp. 154-155, Feb. 2005.
3. B. Kleveland, et. al., "Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design." JSSC, vol.36, no.10, pp. 1480-1488, Oct. 2001.
4. J. Y. Liang, C. S. Aitchison, "Gain performance of cascade of single stage distributed amplifiers," Electron. Lett., vol. 38, no. 15, pp. 1260-1261, Jul. 1995.
5. Y. Zhu, H. Wu, "Distributed amplifiers with non-uniform filtering structures," Proc. IEEE RFIC symposium, June 2006.
6. A. Arbabian, A. M. Niknejad, "A broadband distributed amplifier with internal feedback providing 660GHz GBW in 90nm CMOS," ISSCC Dig. Tech. Papers, pp. 196-197, Feb. 2008.
7. K. Moez, M. Elmasry, "A 10dB 44GHz loss-compensated CMOS distributed amplifier." ISSCC Dig. Tech. Papers, pp.548-549, Feb. 2007.
8. J.-C. Chien, L.-H. Lu, "40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18um CMOS," ISSCC Dig. Tech. Papers, pp. 538-539, Feb. 2007.
9. C. Zhang, D. Huang, D. Lou, "Optimization of cascode CMOS low noise amplifier using inter-stage matching network," Proc. of IEEE Conf. on Electron Devices and Solid-State Circuits, pp. 465-468, Dec. 2003.