-
1
-
-
34548812395
-
A PWM DPS with Pixel-Level Reconfigurable 4/8-bit Counter/SRAM
-
IEEE, May
-
Y. Yung and A. Bermak, "A PWM DPS with Pixel-Level Reconfigurable 4/8-bit Counter/SRAM," in Proceedings of the International Symposium on Circuits and Systems, vol. 2. IEEE, May 2005, pp. 1754-1757.
-
(2005)
Proceedings of the International Symposium on Circuits and Systems
, vol.2
, pp. 1754-1757
-
-
Yung, Y.1
Bermak, A.2
-
2
-
-
33645134141
-
A 1.2-V 0.25-μm Clock Ouptut Pixel Architecture With Wide Dynamic Range and Self-Offset Cancellation
-
Apr
-
C.-H. Lai, Y.-C. King, and S.-Y. Huang, "A 1.2-V 0.25-μm Clock Ouptut Pixel Architecture With Wide Dynamic Range and Self-Offset Cancellation," IEEE Sensors Journal, vol. 6, no. 2, pp. 398-405, Apr 2006.
-
(2006)
IEEE Sensors Journal
, vol.6
, Issue.2
, pp. 398-405
-
-
Lai, C.-H.1
King, Y.-C.2
Huang, S.-Y.3
-
3
-
-
0035334375
-
A Low-Power Low-Noise Ultrawide-Dynamic-Range CMOS Imager with Pixel-Parallel A/D Conversion
-
May
-
L. G. McIlrath, "A Low-Power Low-Noise Ultrawide-Dynamic-Range CMOS Imager with Pixel-Parallel A/D Conversion," IEEE Journal of Solid State Circuits, vol. 36, no. 5, pp. 846-853, May 2001.
-
(2001)
IEEE Journal of Solid State Circuits
, vol.36
, Issue.5
, pp. 846-853
-
-
McIlrath, L.G.1
-
4
-
-
4344696030
-
Second Generation of High Dynamic Range, Arbitrated Digital Imager
-
IEEE, May
-
E. Culurciello and R. Etienne-Cummings, "Second Generation of High Dynamic Range, Arbitrated Digital Imager," in Proceedings of the International Symposium on Circuits and Systems, vol. 4. IEEE, May 2004, pp. 828-831.
-
(2004)
Proceedings of the International Symposium on Circuits and Systems
, vol.4
, pp. 828-831
-
-
Culurciello, E.1
Etienne-Cummings, R.2
-
5
-
-
0242573716
-
A Comparative Study of Access Topologies for Chip-Level Address-Event Communication Channels
-
Sep
-
E. Culurciello and A. G. Andreou, "A Comparative Study of Access Topologies for Chip-Level Address-Event Communication Channels," IEEE Transactions on Neural Networks, vol. 14, no. 5, pp. 1266-1277, Sep 2003.
-
(2003)
IEEE Transactions on Neural Networks
, vol.14
, Issue.5
, pp. 1266-1277
-
-
Culurciello, E.1
Andreou, A.G.2
-
6
-
-
33645234847
-
Area-Efficient Correlated Double Sampling Scheme with Single Sampling Capacitor for CMOS Image Sensors
-
Mar
-
S.-W. Han and E. Yon, "Area-Efficient Correlated Double Sampling Scheme with Single Sampling Capacitor for CMOS Image Sensors," IEE Electronics Letters, vol. 42, no. 6, pp. 335-337, Mar 2006.
-
(2006)
IEE Electronics Letters
, vol.42
, Issue.6
, pp. 335-337
-
-
Han, S.-W.1
Yon, E.2
-
7
-
-
0029342165
-
An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications
-
Kluwer Academic Publishers
-
C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications," Journal of Analog Integrated Circuits and Signal Processing, Kluwer Academic Publishers, vol. 8, no. 1, pp. 83-114, 1995.
-
(1995)
Journal of Analog Integrated Circuits and Signal Processing
, vol.8
, Issue.1
, pp. 83-114
-
-
Enz, C.C.1
Krummenacher, F.2
Vittoz, E.A.3
|