Wake-up protocols for controlling current surges in MTCMOS-based technology

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 868-871

  Davoodi, Azadeh ^a   Srivastava, Ankur ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ELECTRIC POWER TRANSMISSION NETWORKS; POLYNOMIAL APPROXIMATION; WAKES;

CONTROLLING CURRENT; CURRENT SURGES; MTCMOS CIRCUITS; PARTITIONING TECHNIQUES; POLYNOMIAL-TIME; POWER GRID NETWORKS; QUALITY OF SOLUTION; STANDBY MODE;

CMOS INTEGRATED CIRCUITS;

EID: 51549114310     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1121057     Document Type: Conference Paper

References (7)

1. A. Chandrakasan, L. Yang, C. Vieri, D. Antoniadis. "Design Considerations and Tools for Low-Voltage Digital System Design". In 33rd Design Automation Conference, pages 113-118, June 1996.
2. C. Wang. K. Roy. "COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits". In Proceedings of the 1997 IEEE/ACM International Conference on Computer-aided Design, pages 5255, 1997.
3. H. Su, S. Sapatnekar, S. Nassif. "Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layout Designs", pages 847-853, Aug 1995.
4. M. Anis, M. Elmasry. "Multi-Threshold CMOS Digital Circuits-Managing Leakge Power". In Norwell, MA: Kulwer, June 2003
5. S. Kim, S. V. Kosonocky, D. R. Knebel. "Understanding and minimizing ground bounce during mode transition of power gating structures". In International Symposium on Low Power Electronics and Design, pages 2225, August 2003.
6. S. Mutah, T. Douseki, Y. Matsuya, T.Aoki, S. Shigematsu and J. Yamada. "1-V Power Supply High-Speed Digital Circuit Technolofy with Multi-Threshold Voltage CMOS". In IEEE J. Solid-State Circuits, pages 847-853, Aug 1995.
7. S. Zhao, K. Roy, C. Koh. "Decoupling Capacitance Allocation and Its Application to Power Supply Noise Aware Floorplanning". In IEEE Trans, on Computer Aided Design of Integrated Circuits arid Systems (Special Issue on Physical Design, pages 81-92, Jan 2002.