Cache modeling in probabilistic execution time analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 319-324

  Liang, Yun ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

EXECUTION TIME;

CACHE MEMORY; CAMERAS; COMPUTER AIDED DESIGN; COMPUTER NETWORKS; CONSUMER ELECTRONICS; DIGITAL DEVICES; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; PROBABILITY; PROBABILITY DISTRIBUTIONS;

REAL TIME SYSTEMS;

EID: 51549092095     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555831     Document Type: Conference Paper

References (19)

1. M. Alf et al. Cache behavior prediction by abstract interpretation. In SAS, 1996.
2. R. Arnold et al. Bounding worst-case instruction cache performance. In RTSS, 1994.
3. T. Austin et al. Simplescalar: An infrastructure for computer system modeling. Computer, 35(2):59-67, 2002.
4. E. Berg and E. Hagersten. StatCache: A probabilistic approach to efficient and accurate data locality analysis. In ISPASS, 2004.
5. G. Bernat et al. WCET analysis of probabilistic hard realt-time systems. In RTSS, 2002.
6. A. Burns et al. A probabilistic framework for schedulabitity analysis. In EMSOFT, 2003.
7. L. David and I. Puaut. Static determination of probabilistic execution times. In ECRTS, 2004.
8. M. H. DeGroot. Probability and Statistics. Addison-Wesley, second edition, 1986.
9. J. L. Diaz et al. Stochastic analysis of periodic real-time sytesms. In RTSS, 2002.
10. G. Fursin et al. MiDataSets: Creating the conditions for a more realistic evaluation of iterative optimization. In HiPEAC, 2007.
11. H. Gautama and A. C. van Gemund. Static performance prediction of data-dependent programs. In WOSP, 2000.
12. Y. Li et al. Hardware-software co-design of embedded reconfigurable architectures. In DAC, 2000.
13. Y. S. Li et al. Performance estimation of embedded software with instruction cache modeling. ACM TODAES, 4(3), 1999.
14. S. Lim et al. An accurate worst case timing analysis for RISC processors. IEEE Transactions on Software Engineering, 21(7):593-604, 1995.
15. F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2-3):217-247, 2000.
16. P. Puschner and A. Burns. Guest editorial: A review of worst-case execution-time analysis. Real-Time Systems, 18(2-3):115-128, 2000.
17. G. Rajaram and V. Rajaraman. A probabilistic method for calculating hit ratios in direct mapped caches. Journal of Network and Computer Applications, 19(3):309-319, 1996.
18. V. Sarkar. Determining average program execution times and their variance. In PLDI, 1989.
19. L. Thiele and R. Wilhelm. Design for timing predictability. Real-Time Systems, 28(2-3):157-177, 2004.