Evolvable reconfigurable hardare framework for edge detection

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 65-67

  Rafla, Nader I ^a  

^a Boise State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; IMAGE PROCESSING;

RE-CONFIGURABLE;

EDGE DETECTION;

EID: 51449105041     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2007.4488542     Document Type: Conference Paper

References (12)

1. Rafael C. Gonzalez, and Richard E. Woods, Digital Image Processing, 2nd ed., Prentice Hall, 2002.
2. I. A. Hunter, and J. J. Soraghan, "Neural network edge detection-successes and failures," IEE Colloquium on Applications of Neural Networks to signal Processing, London, UK, December 1994.
3. Madasu Hanmandlu, John See, and Shantaram Vasikarla, "Fuzzy Edge Detector Using Entropy Optimization," Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04), vol. 1, pp. 665- 670, April 2004.
4. L. Basano, B. Caprile, E de Micheli, A. Geminiani, and P. Ottonello, "Edge-detection schemes highly suitable for hardware implementation," Journal of the Optical Society of America: Optics, Image Science, and Vision, vol. 5, Issue 7, July 1988, pp.1170-1175.
5. Daggu Venkateshwar Rao, and Muthukumar Venkatesan "An efficient reconfigurable architecture and implementation of edge detection algorithm using Handle-C," International Conference on Information Technology: Coding and Computing vol. 2 p. 846-851.
6. Biswajit Mishra , and Peter Wilson, "Color edge detection hardware based on geometric algebra" 3rd European Conference on Visual Media Production, 2006. (CVMP 2006), pp. 115-121.
7. R. Tessier, "Reconfigurable computing in digital signal processing: A survey.," Journal of VLSI Signal Processing, vol. 28, 2001, pp. 7-27.
8. Xilinx Inc. "Virtex-4 user guide," UG070, version 2.2, http://www.xilinx.com/bvdocs/userguides/ug070.pdf, April 2007.
9. Xilinx Inc., "PowerPC Processor Block Reference Guide" UG018, version 2.1, http://www.xilinx.com/bvdocs/userguides/ug018.pdf, July 2005.
10. T. Higuchi, T. Niwa, T. Tanaka, H. Iba, H. de Garis, and T. Furuya, "Evolvable hardware with genetic learning," Proc. of the IEEE International Symposium on Circuits and Systems, vol. 4, 1996, pp 29-32.
11. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning, Addison-Wesley, 1989.
12. Jan S. Lim, Two-Dimensional Signal and ImageProcessing", Prentice Hall, 1990, pp.476-479.