-
1
-
-
0037012066
-
Multi-field packet classification using ternary CAM
-
January
-
J. van Lunteren and A. P. J. Engbersen, "Multi-field packet classification using ternary CAM," Electron. Lett., vol. 38, no. 1, pp.21-23, January 2002.
-
(2002)
Electron. Lett
, vol.38
, Issue.1
, pp. 21-23
-
-
van Lunteren, J.1
Engbersen, A.P.J.2
-
2
-
-
0030288846
-
Design of a one-transistor-cell multiple-valued CAM
-
November
-
T. Hanyu, N. Kanagawa, and M. Kameyama, "Design of a one-transistor-cell multiple-valued CAM," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1669-1674, November 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.11
, pp. 1669-1674
-
-
Hanyu, T.1
Kanagawa, N.2
Kameyama, M.3
-
3
-
-
0242425176
-
A Fully Parallel 1-Mb CAM LSI for Real-Time Pixel-Parallel Image Processing
-
April
-
T. Ikenaga, and T. Ogura, "A Fully Parallel 1-Mb CAM LSI for Real-Time Pixel-Parallel Image Processing," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 536-544, April 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, Issue.4
, pp. 536-544
-
-
Ikenaga, T.1
Ogura, T.2
-
4
-
-
0024718690
-
A ternary content addressable search engine
-
August
-
J. P. Wade and C. G. Sodini, "A ternary content addressable search engine," IEEE J. Solid-State Circuits, vol. 24, no. 4, pp.1003-1013, August 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, Issue.4
, pp. 1003-1013
-
-
Wade, J.P.1
Sodini, C.G.2
-
5
-
-
25844514240
-
TMR-Based Logic-in-Memory Circuit for Low-Power VLSI
-
June
-
A. Mochizuki, H. Kimura, M. Ibuki, and T. Hanyu, "TMR-Based Logic-in-Memory Circuit for Low-Power VLSI," IEICE Transaction on Fundamentals, vol. E88-A, no. 6, pp.1408-1415, June 2005.
-
(2005)
IEICE Transaction on Fundamentals
, vol.E88-A
, Issue.6
, pp. 1408-1415
-
-
Mochizuki, A.1
Kimura, H.2
Ibuki, M.3
Hanyu, T.4
-
6
-
-
0035275045
-
Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style
-
March
-
M. W. Allam and M. I. Elmasry, "Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style," IEEE J. Solid-State Circuits, SC-36, 3, pp.550-558, March 2001.
-
(2001)
IEEE J. Solid-State Circuits
, vol.SC-36
, Issue.3
, pp. 550-558
-
-
Allam, M.W.1
Elmasry, M.I.2
-
7
-
-
34247863686
-
Magnetic Tunnel Junctions for Spintronic Memories and Beyond
-
May
-
S. Ikeda, J. Hayakawa, Young Min Lee, F. Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, "Magnetic Tunnel Junctions for Spintronic Memories and Beyond," IEEE Transaction on Electron Devices, vol. 54, no. 5, pp. 991-1002, May 2007.
-
(2007)
IEEE Transaction on Electron Devices
, vol.54
, Issue.5
, pp. 991-1002
-
-
Ikeda, S.1
Hayakawa, J.2
Young, M.3
Matsukura, F.4
Ohno, Y.5
Hanyu, T.6
Ohno, H.7
-
8
-
-
34547602940
-
Tunneling between ferromagnetic films
-
September
-
M. Julliere, "Tunneling between ferromagnetic films," Phys. Lett., vol. 54A, pp.225-226, September 1975.
-
(1975)
Phys. Lett
, vol.54 A
, pp. 225-226
-
-
Julliere, M.1
-
9
-
-
33847627886
-
Dependence of tunnel magnetoresistance on ferromagnetic electrode materials in MgO-barrier magnetic tunnel junctions
-
cond-mat/0608551, submitted for publication
-
S. Ikeda, J. Hayakawa, Y. M. Lee, F. Matsukura, and H. Ohno, "Dependence of tunnel magnetoresistance on ferromagnetic electrode materials in MgO-barrier magnetic tunnel junctions," J. Magn. Magn. Mater.,, submitted for publication, cond-mat/0608551.
-
J. Magn. Magn. Mater
-
-
Ikeda, S.1
Hayakawa, J.2
Lee, Y.M.3
Matsukura, F.4
Ohno, H.5
-
10
-
-
33845452965
-
Effect of high annealing temperature on giant tunnel magnetoresistance ratio of CoFeB/MgO/CoFeB magnetic tunnel junctions
-
cond-mat/ 0610526, submitted for publication
-
J. Hayakawa, S. Ikeda, Y. M. Lee, F. Matsukura, and H. Ohno, "Effect of high annealing temperature on giant tunnel magnetoresistance ratio of CoFeB/MgO/CoFeB magnetic tunnel junctions," Appl. Phys. Lett., submitted for publication, cond-mat/ 0610526.
-
Appl. Phys. Lett
-
-
Hayakawa, J.1
Ikeda, S.2
Lee, Y.M.3
Matsukura, F.4
Ohno, H.5
|