An RLDRAM II implementation of a 10Gps shared packet buffer for network processing

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 613-618

  Toal, Ciaran ^a   Burns, Dwayne ^a   McLaughlin, Kieran ^a   Sezer, Sakir ^a   O'Kane, Stephen ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

LOW COSTS; MEMORY ADDRESSING; NETWORK PROCESSING; PACKET DATA; THROUGHPUT RATES;

CHLORINE COMPOUNDS; COMPUTER NETWORKS;

ADAPTIVE SYSTEMS;

EID: 50949108937     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.30     Document Type: Conference Paper

References (11)

1. International Data Group (IDG), "Worldwide Bandwidth End-User Forecast and Analysis, 2003-2007: More is Still Not Enough," 2003.
2. http://www.micron.com/products/dram/rldram/
3. H. Kuwahara, "A shared buffer memory switch for an ATM exchange," IEEE GLOBECOM, 1989.
4. J.Y. Hui, E. Arthurs "A Broadband Packet Switch for Integrated Transport" IEEE Journal Selected Areas in Communications, Vol.5, No. 8, pp 1264-1273, Oct. 1988.
5. C. Minkenberg, T. Engbersen, "A combined input and output queued packet switched system based on PRIZMA switch on a chip technology," IEEE Communications Magazine, Dec. 2000.
6. M. Hluchyj and M. Karol, "Queuing in high-performance packet switching," IEEE Journal, SAC-5, 1987.
7. M. Lau, S. Shieh, "Gigabit Ethernet switches using a shared buffer architecture," IEEE Communications Magazine, 2003.
8. K. J. Schultz and P. G. Gulak, "CAM-Based single-chip shared buffer ATM switch", IEEE ICC'94, 1994.
9. A. Demers, S. Keshav, S. Shenker, "Analysis and Simulation of a Fair Queuing Algorithm," in Proc. ACM SIGCOMM'89, pp. 3-12.
10. A. Parekh and R. Gallager, "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Single Node Case," ACM/IEEE Trans. Networking, vol. 1, June 1993, pp. 344-357.
11. J.W. Shim, G.J. Jeong, M.K. Lee, "FPGA implementation of a scalable shared buffer ATM switch," ATM, June 1998.