Design Space Exploration of a Hardware-Software Co-designed GF(2 m) Galois Field Processor for Forward Error Correction and Cryptography

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2003, Pages 53-58

  Lim, Wei Ming ^a   Benaissa, M ^a  

^a UNIVERSITY OF SHEFFIELD   (United Kingdom)

Author keywords

Advanced Encryption Standard; BCH Code; Cryptography; Design Space Exploration; Elliptic Curve Cryptography; Forward Error Control Coding; Galois Field Processor; GF(2m) Arithmetic; Hardware Software Co design; Reed Solomon Code

Indexed keywords

ELLIPTIC CURVE CRYPTOGRAPHY; FORWARD ERROR CONTROL CODING; HARDWARE-SOFTWARE CODESIGN; SINGLE INSTRUCTION MULTIPLE DATA (SIMD);

CODES (SYMBOLS); COMPUTATIONAL COMPLEXITY; COMPUTER AIDED LOGIC DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; CRYPTOGRAPHY; DATA STRUCTURES; DIGITAL ARITHMETIC; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); ERROR CORRECTION; FIELD PROGRAMMABLE GATE ARRAYS; REAL TIME SYSTEMS; SOFTWARE PROTOTYPING;

PROGRAM PROCESSORS;

EID: 1142275619     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/944645.944659     Document Type: Conference Paper

References (10)

1. B. Wicker Stephen, Error control systems for digital communication and storage. Englewood Cliffs, N.J.; London: Prentice Hall: Prentice-Halllntemational, 1995.
2. M. Rosing, Implementing Elliptic Curve Cryptography. Greenwich, CT.: Manning, 1999.
3. J. Daemen and V. Rijmen, "AES Proposal: The Rijndael Block Cipher, " http://csrc.nist.gov/encryption/aes/rijndael/, 2000.
4. L. Song, K. K. Parhi, I. Kuroda, and T. Nishitani, "Hardware/software codesign of finite field datapath for low-energy Reed-Solomon codecs," IEEE-Transactions-on-Very-Large-Scale-Integration-VLSI-Systems. April 2000; 8(2); 160-72, 2000.
5. H. M. Ji, "An optimized processor for fast Reed-Solomon encoding and decoding," 2002-IEEE-International-Conference-on-Acoustics, -Speech, -and-Signal-Processing. -Proceedings-Cat.-No.02CH37334. 2002:III-3097-100 vol.3, 2002.
6. W. Drescher, M. Mennenga, and G. Fettweis, " An architectural study of a digital signal processor for block codes," Proceedings-of-the-1998-IEEE-International-Conference-on-Acoustics, -Speech-and-Signal-Processing,- ICASSP-'98-Cat.-No.98CH36181. 1998: 3129-32 vol.5, 1998.
7. m) Processor," IEEE Transactions On Computers, vol. 49, pp. 1064-1073, 2000.
8. R. B. Lee, "Subword parallelism with MAX-2," in IEEE-Micro. Aug. 1996; 16(4): 51-9, 1996.
9. m)," IEEE Journal Selected Areas in Communications, vol. SAC-4, pp. 62-66, 1986.
10. m)," IEEE Transactions On Computers C, vol. 42, pp. 1010, 1993.