-
3
-
-
84972263711
-
Intelligent Agents: Theory and Practice
-
N. Jennings and M. Wooldridge, "Intelligent Agents: Theory and Practice," The Knowledge Eng. Rev., vol. 10, no. 2, 1995, pp. 115-152.
-
(1995)
The Knowledge Eng. Rev
, vol.10
, Issue.2
, pp. 115-152
-
-
Jennings, N.1
Wooldridge, M.2
-
5
-
-
0004174613
-
Intelligence Without Reason
-
tech. memo 1293, Artificial Intelligence Laboratory, Massachusetts Inst. Technology
-
R. Brooks, "Intelligence Without Reason," tech. memo 1293, Artificial Intelligence Laboratory, Massachusetts Inst. Technology, 1991.
-
(1991)
-
-
Brooks, R.1
-
6
-
-
0002754348
-
Hierarchical Concurrent Engineering in a Multiagent Framework
-
J. D'Ambrosio, T. Darr, and W. Birmingham "Hierarchical Concurrent Engineering in a Multiagent Framework," Concurrent Eng.: Research and Applications J., vol. 4, no. 1, 1996, pp. 47-57.
-
(1996)
Concurrent Eng.: Research and Applications J
, vol.4
, Issue.1
, pp. 47-57
-
-
D'Ambrosio, J.1
Darr, T.2
Birmingham, W.3
-
10
-
-
3142665225
-
Building Custom Processors with Handel-C
-
IEEE CS Press
-
J. Lokier and M. Boosten, "Building Custom Processors with Handel-C," 11th IEEE NPSS Real Time Conf., IEEE CS Press, 1999, pp. 323-328.
-
(1999)
11th IEEE NPSS Real Time Conf
, pp. 323-328
-
-
Lokier, J.1
Boosten, M.2
-
13
-
-
0035242911
-
Fine-Grained and Coarse-Grained Behavioral Partitioning with Effective Utilization of Memory and Design Space Exploratin for Multi-FPGA Architecture
-
IEEE CS Press
-
V. Srinivasan, S. Govindarajan, and R. Vemuri, "Fine-Grained and Coarse-Grained Behavioral Partitioning with Effective Utilization of Memory and Design Space Exploratin for Multi-FPGA Architecture," IEEE Trans. Very Large Scale Integration (VLSI) Systems, IEEE CS Press, 2001, pp. 140-158.
-
(2001)
IEEE Trans. Very Large Scale Integration (VLSI) Systems
, pp. 140-158
-
-
Srinivasan, V.1
Govindarajan, S.2
Vemuri, R.3
-
15
-
-
84966393215
-
Adaptive Systems-on-Chip: Architectures, Technologies and Applications
-
IEEE CS Press
-
J. Becker, T. Pionteck, and M. Glesner, "Adaptive Systems-on-Chip: Architectures, Technologies and Applications," Proc. 14th Symp. Integrated Circuits and Systems Design (SBCCI 01), IEEE CS Press, 2001, pp. 2-7.
-
(2001)
Proc. 14th Symp. Integrated Circuits and Systems Design (SBCCI 01)
, pp. 2-7
-
-
Becker, J.1
Pionteck, T.2
Glesner, M.3
-
16
-
-
0019539209
-
IEEE Task P754: A Proposed Standard for Binary Floating-Point Arithmetic
-
D. Stevenson, "IEEE Task P754: A Proposed Standard for Binary Floating-Point Arithmetic," Computer, vol. 14, no. 3, 1981, pp. 51-62.
-
(1981)
Computer
, vol.14
, Issue.3
, pp. 51-62
-
-
Stevenson, D.1
-
17
-
-
0023866688
-
Grain Size Determination for Parallel Processing
-
B. Kruatrachue and T. Lewis, "Grain Size Determination for Parallel Processing," IEEE Software, vol. 5, no. 1, 1998, pp. 23-32.
-
(1998)
IEEE Software
, vol.5
, Issue.1
, pp. 23-32
-
-
Kruatrachue, B.1
Lewis, T.2
-
18
-
-
0011644151
-
Proving IEEE Correctness of Iterative Floating-Point Square Root, Divide, and Remainder Algorithms
-
M.Cornea-Hasegan, "Proving IEEE Correctness of Iterative Floating-Point Square Root, Divide, and Remainder Algorithms," Intel Technology J., vol. 2, no. 2, 1998, http://developer.intel.com/technology/ itj/q21998.htm.
-
(1998)
Intel Technology J
, vol.2
, Issue.2
-
-
Cornea-Hasegan, M.1
-
19
-
-
50649109698
-
Square Root on Chip
-
B. Jovanovic, M. Damnjanovic, and V. Litovski, "Square Root on Chip," ETF J. Electrical Eng., vol. 12, no. 1, 2004, pp. 1-11.
-
(2004)
ETF J. Electrical Eng
, vol.12
, Issue.1
, pp. 1-11
-
-
Jovanovic, B.1
Damnjanovic, M.2
Litovski, V.3
-
20
-
-
0036757146
-
An Evolutionary Multi-Agent Diffusion Approach to Optimization
-
K.C. Tsui and J. Liu, "An Evolutionary Multi-Agent Diffusion Approach to Optimization," Int'l J. Artificial Intelligence and Pattern Recognition, vol. 16, no. 6, 2002, pp. 715-733.
-
(2002)
Int'l J. Artificial Intelligence and Pattern Recognition
, vol.16
, Issue.6
, pp. 715-733
-
-
Tsui, K.C.1
Liu, J.2
-
22
-
-
0032685734
-
Evolutionary Programming Made Faster
-
X. Yao, Y. Liu, and G. Lin, "Evolutionary Programming Made Faster," IEEE Trans. Evolutionary Computation, vol. 3, no. 2, 1999, pp. 82-102.
-
(1999)
IEEE Trans. Evolutionary Computation
, vol.3
, Issue.2
, pp. 82-102
-
-
Yao, X.1
Liu, Y.2
Lin, G.3
-
23
-
-
3042983187
-
Adaptive Simulated Annealing (ASA): Lessons Learned
-
L. Ingber, "Adaptive Simulated Annealing (ASA): Lessons Learned," J. Control and Cybernetics, vol. 25, no. 1, 1996, pp. 33-54.
-
(1996)
J. Control and Cybernetics
, vol.25
, Issue.1
, pp. 33-54
-
-
Ingber, L.1
|