메뉴 건너뛰기




Volumn 10, Issue 5, 2008, Pages 54-63

Solving complex computational problems using multiagents implemented in hardware

Author keywords

[No Author keywords available]

Indexed keywords

RECONFIGURABLE HARDWARE; VHSIC HARDWARE DESCRIPTION LANGUAGE;

EID: 50649090258     PISSN: 15219615     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCSE.2008.121     Document Type: Article
Times cited : (3)

References (23)
  • 3
    • 84972263711 scopus 로고
    • Intelligent Agents: Theory and Practice
    • N. Jennings and M. Wooldridge, "Intelligent Agents: Theory and Practice," The Knowledge Eng. Rev., vol. 10, no. 2, 1995, pp. 115-152.
    • (1995) The Knowledge Eng. Rev , vol.10 , Issue.2 , pp. 115-152
    • Jennings, N.1    Wooldridge, M.2
  • 5
    • 0004174613 scopus 로고
    • Intelligence Without Reason
    • tech. memo 1293, Artificial Intelligence Laboratory, Massachusetts Inst. Technology
    • R. Brooks, "Intelligence Without Reason," tech. memo 1293, Artificial Intelligence Laboratory, Massachusetts Inst. Technology, 1991.
    • (1991)
    • Brooks, R.1
  • 10
    • 3142665225 scopus 로고    scopus 로고
    • Building Custom Processors with Handel-C
    • IEEE CS Press
    • J. Lokier and M. Boosten, "Building Custom Processors with Handel-C," 11th IEEE NPSS Real Time Conf., IEEE CS Press, 1999, pp. 323-328.
    • (1999) 11th IEEE NPSS Real Time Conf , pp. 323-328
    • Lokier, J.1    Boosten, M.2
  • 13
    • 0035242911 scopus 로고    scopus 로고
    • Fine-Grained and Coarse-Grained Behavioral Partitioning with Effective Utilization of Memory and Design Space Exploratin for Multi-FPGA Architecture
    • IEEE CS Press
    • V. Srinivasan, S. Govindarajan, and R. Vemuri, "Fine-Grained and Coarse-Grained Behavioral Partitioning with Effective Utilization of Memory and Design Space Exploratin for Multi-FPGA Architecture," IEEE Trans. Very Large Scale Integration (VLSI) Systems, IEEE CS Press, 2001, pp. 140-158.
    • (2001) IEEE Trans. Very Large Scale Integration (VLSI) Systems , pp. 140-158
    • Srinivasan, V.1    Govindarajan, S.2    Vemuri, R.3
  • 16
    • 0019539209 scopus 로고
    • IEEE Task P754: A Proposed Standard for Binary Floating-Point Arithmetic
    • D. Stevenson, "IEEE Task P754: A Proposed Standard for Binary Floating-Point Arithmetic," Computer, vol. 14, no. 3, 1981, pp. 51-62.
    • (1981) Computer , vol.14 , Issue.3 , pp. 51-62
    • Stevenson, D.1
  • 17
    • 0023866688 scopus 로고    scopus 로고
    • Grain Size Determination for Parallel Processing
    • B. Kruatrachue and T. Lewis, "Grain Size Determination for Parallel Processing," IEEE Software, vol. 5, no. 1, 1998, pp. 23-32.
    • (1998) IEEE Software , vol.5 , Issue.1 , pp. 23-32
    • Kruatrachue, B.1    Lewis, T.2
  • 18
    • 0011644151 scopus 로고    scopus 로고
    • Proving IEEE Correctness of Iterative Floating-Point Square Root, Divide, and Remainder Algorithms
    • M.Cornea-Hasegan, "Proving IEEE Correctness of Iterative Floating-Point Square Root, Divide, and Remainder Algorithms," Intel Technology J., vol. 2, no. 2, 1998, http://developer.intel.com/technology/ itj/q21998.htm.
    • (1998) Intel Technology J , vol.2 , Issue.2
    • Cornea-Hasegan, M.1
  • 20
    • 0036757146 scopus 로고    scopus 로고
    • An Evolutionary Multi-Agent Diffusion Approach to Optimization
    • K.C. Tsui and J. Liu, "An Evolutionary Multi-Agent Diffusion Approach to Optimization," Int'l J. Artificial Intelligence and Pattern Recognition, vol. 16, no. 6, 2002, pp. 715-733.
    • (2002) Int'l J. Artificial Intelligence and Pattern Recognition , vol.16 , Issue.6 , pp. 715-733
    • Tsui, K.C.1    Liu, J.2
  • 23
    • 3042983187 scopus 로고    scopus 로고
    • Adaptive Simulated Annealing (ASA): Lessons Learned
    • L. Ingber, "Adaptive Simulated Annealing (ASA): Lessons Learned," J. Control and Cybernetics, vol. 25, no. 1, 1996, pp. 33-54.
    • (1996) J. Control and Cybernetics , vol.25 , Issue.1 , pp. 33-54
    • Ingber, L.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.