Adaptive systems-on-chip: Architectures, technologies and applications

Proceedings - 14th Symposium on Integrated Circuits and Systems Design, SBCCI 2001

Volumn , Issue , 2001, Pages 2-7

  Becker, J ^a   Pionteck, T ^a   Glesner, M ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; DIGITAL DEVICES; DIGITAL RADIO; MICROELECTRONICS; RECONFIGURABLE HARDWARE; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS; VLSI CIRCUITS;

APPLICATION SPECIFIC; CONFIGURABLE SYSTEMS; DESIGN AND APPLICATION; DIFFERENT GRANULARITIES; DIGITAL BASEBAND; ELECTRONIC SYSTEMS; TECHNOLOGICAL DEVELOPMENT; TECHNOLOGIES AND APPLICATIONS;

COMPUTER AIDED DESIGN;

EID: 84966393215     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2001.952995     Document Type: Conference Paper

References (25)

1. "ASIC Sstem-on-a-Chip", Integrated Circuit Engineering (ICE), http:www.ice-corp.com
2. M. Glesner, J. Becker, T. Pionteck: Future Research, Application and Education Perspectives of Complex Systems-on-Chip (SoC); in: Proc. of Baltic Electronic Conference (BEC 2000), October 2000, Tallinn, Estonia
3. P. Athanas, A. Abbot: Real-Time Image Processing on a Custom Computing Platform, IEEE Computer, vol. 28, no. 2, Feb. 1995.
4. R. W. Hartenstein, J. Becker et al.: A Novel Machine Paradigm to Accelerate Scientific Computing; Special issue on Scientific Computing of Computer Science and Informatics Journal, Computer Society of India, 1996.
5. J. Rabaey, "Reconfigurable Processing: The Solution to Low-Power Programmable DSP", Proceedings ICASSP 1997, Munich, pp., April 1997.
6. J. Becker, T. Pionteck, M. Glesner: An Application-tailored Dynamically Reconfigurable Hardware Architecture for Digital Baseband Processing; in: Proc. of XIII Brazilian Symposium on Integrated Circuit Design (XIII SBCCI, "Chip In The Jungle"), Manaus, Brazil, September 18-22, 2000.
7. J. Becker, M. Glesner: IP-based Application Mapping Techniques for Dynamically Reconfugurable Hardware Architectures; Proc. Int'l. Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE'00, with PDPTA 2000), June 23-24, 2000, Las Vegas, USA.
8. J. Becker, L. Kabulepa, F.-M. Renner, M. Glesner: Simulation and Rapid Prototyping of Flexible Systems-on-a-Chip for Future Mobile Communication Applications; in: 11th Int'l. IEEE Workshop on Rapid System Prototyping, Paris, France, 2000.
9. Y. Zorian, R. K. Gupta,: Design and Test of Core-Based Systems on Chips, it IEEE Design & Test of Computers, pp. 14-25, Oct.-Dec. 1997.
10. B. Tuck, Integrating IP blocks to create a system-on-a-chip, it Computer Design, pp. 49-62, Nov. 1997.
11. Xilinx Corp.: http://www.xilinx.com/products/virtex.htm.
12. Altera Corp.: http://www.altera.com
13. Triscend Inc.: http://www.triscend.com
14. LucentWeb] http://www.lucent.com/micro/fpga/
15. Chameleon Syst. Inc.: http://www.chameleonsystems.com
16. Hitachi Semiconductor: http://semiconductor.hitachi.com/news/triscend.html
17. Peter Jung, Joerg Plechinger., "M-GOLD: a multimode basband platform for future mobile terminals",CTMC'99, IEEE International Conference on Communications, Vancouver, June 1999.
18. Jan M. Rabaey: System Design at Universities: Experiences and Challenges; IEEE Computer Society International Conference on Microelectronic Systems Education (MSE'99), July 19-21, Arlington VA, USA
19. Hui Zhang, Vandana Prabhu, Varghese George, Marlene Wan, Martin Benes, Arthur Abnous, "A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications", Proc. of ISSCC2000.
20. Pleiades Group: http://bwrc.eecs.berkeley.edu/Research/Configurable-Architectures/
21. S. Copen Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, R. Laufer "PipeRench: a Coprocessor for Streaming Multimedia Acceleration" in ISCA 1999. http://www.ece.cmu.edu/research/piperench/
22. MIT Reinventing Computing: http://www.ai.mit.edu/projects/transit dpga-prototype-documents.html
23. N. Bagherzadeh, F. J. Kurdahi, H. Singh, G. Lu, M. Lee: "Design and Implementation of the MorphoSys Reconfigurable Computing Processor"; J. of VLSI and Signal Processing-Systems for Signal, Image and Video Technology, 3/ 2000
24. T. Lengauer: Combinatorical Algorithms for Integrated Circuit Layout, Wiley - Teibner, 1990
25. S. M. Sait, H. Youssef: Iterative Computer Algorithms with Applications in Engineering, IEEE Computer Society Press, USA, 1999