메뉴 건너뛰기




Volumn 5114 LNCS, Issue , 2008, Pages 106-115

Energy and performance evaluation of an FPGA-based SoC platform with AES and PRESENT coprocessors

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER NETWORKS; COMPUTER SYSTEMS; EFFICIENCY; ENERGY EFFICIENCY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; INTEGRATED CIRCUITS; PROGRAMMABLE LOGIC CONTROLLERS;

EID: 50649083065     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-70550-5_12     Document Type: Conference Paper
Times cited : (30)

References (10)
  • 1
    • 0034996281 scopus 로고    scopus 로고
    • Chodowiec, P., Khuon, P., Gaj, K.: Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In: FPGA 2001, pp. 94-102. ACM. New York (2001)
    • Chodowiec, P., Khuon, P., Gaj, K.: Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In: FPGA 2001, pp. 94-102. ACM. New York (2001)
  • 2
    • 84944878412 scopus 로고    scopus 로고
    • McLoone, M., McCanny, J.: High Performance Single Chip FPGA Rijndael Algorithm Implementations. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, 2162, pp. 65-76. Springer, Heidelberg (2001)
    • McLoone, M., McCanny, J.: High Performance Single Chip FPGA Rijndael Algorithm Implementations. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 65-76. Springer, Heidelberg (2001)
  • 3
    • 27244443921 scopus 로고    scopus 로고
    • Good, T., Benaissa, M.: AES from the fastest to the smallest. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, 3659. pp. 427-440. Springer, Heidelberg (2005)
    • Good, T., Benaissa, M.: AES from the fastest to the smallest. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659. pp. 427-440. Springer, Heidelberg (2005)
  • 5
    • 50649118452 scopus 로고    scopus 로고
    • The GEZEL home
    • The GEZEL homepage, http://rijndael.ece.vt.edu/gezel2
  • 6
    • 50649089486 scopus 로고    scopus 로고
    • Hachez, G., Koeune, F., Quisquater, J.-J.: cAESar results: Implementation of four AES candidates on two smart cards. In: 2nd AES Candidate Conference (AES2), Rome, Italy (1999)
    • Hachez, G., Koeune, F., Quisquater, J.-J.: cAESar results: Implementation of four AES candidates on two smart cards. In: 2nd AES Candidate Conference (AES2), Rome, Italy (1999)
  • 8
    • 37149018890 scopus 로고    scopus 로고
    • A Survey of Lightweight Cryptography Implementations. IEEE Design and Test of Computers - Special Issue on Secure ICs for Secure Embedded
    • Eisenbarth, T., Kumar, S., Paar, C., Poschmann, A., Uhsadel, L.: A Survey of Lightweight Cryptography Implementations. IEEE Design and Test of Computers - Special Issue on Secure ICs for Secure Embedded Computing 24, 522-533 (2007)
    • (2007) Computing , vol.24 , pp. 522-533
    • Eisenbarth, T.1    Kumar, S.2    Paar, C.3    Poschmann, A.4    Uhsadel, L.5
  • 9
    • 37149045263 scopus 로고    scopus 로고
    • Bogdanov, A., et al.: PRESENT: An Ultra-Lightweight Block Cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, 4727, pp. 450-466. Springer, Heidelberg (2007)
    • Bogdanov, A., et al.: PRESENT: An Ultra-Lightweight Block Cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450-466. Springer, Heidelberg (2007)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.