Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 350-353

  Hu, Yu ^a   Shih, Victor ^a   Majumdar, Rupak ^a   He, Lei ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BM ALGORITHM; BOOLEAN MATCHING; BOOLEAN MATCHING PROBLEM; COMPUTER-AIDED DESIGN; FIELD-PROGRAMMABLE GATE ARRAYS; FPGA ARCHITECTURES; FPGA TECHNOLOGY MAPPING; INTERNATIONAL CONFERENCES; TECHNOLOGY-MAPPING;

BOOLEAN ALGEBRA; CHLORINE COMPOUNDS; COMPUTATIONAL COMPLEXITY; CONFORMAL MAPPING; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); TECHNOLOGY;

BOOLEAN FUNCTIONS;

EID: 50249102280     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397289     Document Type: Conference Paper

References (17)

1. J. Cong and Y. Ding, "Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based fpga designs," in TCAD, 1994.
2. "Abc: A system for sequential synthesis and verification," in http://www.eecs.berkeley.edu/alumni/abc/.
3. J. Cong, C. Wu, and Y. Ding, "Cut ranking and pruning: Enabling a general and efficient fpga mapping solution," in FPGA, 1999.
4. "Xilinx product datasheets," in http://www.xilinx.com/ literature.
5. D. Lewis and et al, "The stratix ii routing and logic architecture," in FPGA, Feb 2005.
6. J. Cong and Y.-Y. Hwang, "Boolean matching for lut-based logic blocks with applications to architecture evaluation and technology mapping," 2001.
7. L. Benini and G. D. Micheli, "A survey of Boolean matching techniques for library binding," TODAES, vol. 2, no. 3, pp. 193-226, 1997.
8. A. Ling, D. Singh, and S. Brown, "FPGA technology mapping: a study of optimality," in DAC, 2005.
9. S. Safarpour, A. Veneris, G. Baeckler, and R. Yuan, "Efficient sat based boolean matching for fpga technology mapping," in DAC, 2006.
10. J. Cong and K. Minkovich, "Improved sat-based boolean matching using implicants for lut-based fpgas," in FPGA, 2007.
11. Z. Wei, D. Chai, A. Kuehlmann, and A. R. Newton, "Fast boolean matching with dont cares," in ISQED, 2006.
12. F. Aloul, A. Ramani, I. Markov, and K. Sakallah, "Solving difficult instances of boolean satisfiability in the presence of symmetry," in TCAD, 2003.
13. J. S. Zhang, M. Chrzanowska-Jeske, A. Mishchenko, and J. R. Burch, "Generalized symmetries in boolean functions: Fast computation and application to boolean matching," in IWLS, 2004.
14. J. S. Zhang, A. Mishchenko, R. Brayton, and M. Chrzanowska-Jeske, "Symmetry detection for large boolean functions using circuit representation, simulation and satisfiability," in DAC, 2006.
15. Y. Hu, V. Shih, R. Majumdar, and L. He, "Exploiting Symmetry in SATBased Boolean Matching for Heterogeneous FPGA Technology Mapping," in Technical Report UCLA Engr 07-265, 2007
16. N. Een and N. Sorensso, http://www.cs.chalmers.se/Cs/Research/ FormalMethods/MiniSat/MiniSat.html.
17. E. M. Sentovich et. al., "SIS: A system for sequential circuit systhesis," in Department of Electrical Engineering and Computer Science, Berkeley, CA 94720, 1992.