Enhancing signal integrity through a low-overhead encoding scheme on address buses

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 542-547

  Lv, Tiehan ^a   Henkel, Jörg ^b   Lekatsas, Haris ^b   Wolf, Wayne ^a  

^a PRINCETON UNIVERSITY   (United States)

^b NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BUS ENCODING; DEEP SUB-MICRON; ENCODING SCHEMES; GROUNDED LINES; RELATED WORKS; SIGNAL DELAYS; SIGNAL INTEGRITY; STATE-OF-THE-ART APPROACH;

ENCODING (SYMBOLS); EXHIBITIONS;

DESIGN;

EID: 50249092651     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253665     Document Type: Conference Paper

References (14)

1. M. Horowitz, R. Ho, and K. Mai, ?Wires: A user?s guide?, SRC/Marco workshop at CIS, Stanford, May 1999.
2. B.M. Victor and K. Keutzer, ?Bus Encoding to Prevent Crosstalk Delay?, in ICCAD, pp. 57-63, Nov 2001.
3. Z. Huang and M.D. Ercegovac, ?Effect of Wire Delay on the Design of Prefix Adders in Deep-Submicron Technology?, Proc. 34th Asilomar Conference on Signals, Systems and Computers, 2000.
4. H. Zhou and D.F. Wong, ?Global routing with crosstalk constraints?, In 35th Design Automation Conference, pp. 374-377, 1998.
5. C-C. Chang and J. Cong, ?Pseudo pin assignment with crosstalk noise control,? in Proc. Int. Symp. on Physical Design, pp. 41-47, 2000.
6. R. Kastner, E. Bozorgzadeh and M. Sarrafzadeh. ?Coupling Aware Routing?, In IEEE International ASIC/SOC Conference, Sept 2000.
7. H-R. Jiang, Y-W. Chang, and J-Y. Jou, ?Crosstalkdriven interconnect optimization by simultaneous gate and wire sizing?, IEEE Trans. on Computer-Aided Design, Vol. 19, No. 9, pp. 999-1100, Sept 2000.
8. D.A. Kirkpatrick & A.L. Sangiovanni-Vincentelli, ?Techniques for Crosstalk Avoidance in the Physical Design of High-Performance Digital Systems?, ICCAD'94, pp 616-620, 1994.
9. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, ?Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems,? Great Lakes VLSI Symposium, pp. 77-82, Urbana IL, Mar 1997.
10. J. L. Hennessy, and D. A. Patterson, ?Computer Architecture: A Quantitative Approach?, Morgan Kaufmann Publ., 1996
11. D. Burger, and T.M. Austin, ?The SimpleScalar Tool Set, Version 2.0?, Technical Report 1342, University of Wisconsin Madison, CS Department, Jun 1997.
12. C-T. Hsieh and M. Pedram, ?Architectural power optimization by bus splitting?, IEEE Transactions on Computer Aided Design, pp. 408-414, Apr. 2002.
13. K. Sayood, ?Introduction to Data Compression?, Morgan Kaufmann Publishers, 1996.
14. H. Mehta, R. M. Owens, M. J. Irwin, ?Some Issues in Gray Code Addressing,? GLS-VLSI-96, pp. 178-180, Mar. 1996.