Dynamic intellectual property protection for reconfigurable devices

ICFPT 2007 - International Conference on Field Programmable Technology

Volumn , Issue , 2007, Pages 169-176

  Güneysu, Tim ^a   Möller, Bodo ^a   Paar, Christof ^a  

^a RUHR UNIVERSITY BOCHUM   (Germany)

Author keywords

Embedded security; FPGA; IP protection; Secure configuration

Indexed keywords

CRYPTOGRAPHY; ELECTRIC BREAKDOWN; ELECTRIC POWER SYSTEM PROTECTION; FLASH MEMORY; INTELLECTUAL PROPERTY; INTERNET PROTOCOLS; PUBLIC KEY CRYPTOGRAPHY; TECHNOLOGY;

BIT STREAM; EMBEDDED SECURITY; FIELD-PROGRAMMABLE GATE ARRAYS; FPGA; INTELLECTUAL PROPERTY (IP); INTELLECTUAL PROPERTY PROTECTION; INTERNATIONAL CONFERENCES; IP PROTECTION; LICENSING PROCESSES; PROTECTION SCHEMES; PROTECTION SYSTEMS; RECONFIGURABLE DEVICES; SECRET KEYS; SECURE CONFIGURATION; SYMMETRIC CRYPTOGRAPHY; SYMMETRIC KEYS; SYSTEM CONFIGURATIONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 50149103541     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2007.4439246     Document Type: Conference Paper

References (25)

1. Altera Corp. FPGA design security using MAX II reference design. http://www.altera.com/end-markets/refdesigns/sys-sol/indust.mil/ref-des-secur. html
2. Altera Corp. Stratix II GX and Stratix III FPGAs, 2006. www.altera.com/products/devices/
3. R. Anderson, M. Bond, J. Clulow, and S. Skorobogatov. Cryptographic processors - a survey. Proceedings of the IEEE, 94(2):357-369, Feb 2006.
4. T. Barraza. How to Protect Intellectual Property in FPGA Devices Part II. Design and Reuse Online: Industry Articles, 2005. http://www.us.design- reuse.com/articles/article11240.html
5. M. Bellare and C. Namprempre. Authenticated encryption: Relations among notions and analysis of the generic composition paradigm.
6. Berkeley University. Bee2 project. http://bee2.eecs.berkeley.edu
7. L. Bossuet, G. Gogniat, and W. Burleson. Dynamically configurable security for SRAM FPGA bitstreams. International Journal of Embedded Systems, 2(1-2):73-85, 2006.
8. H. Cohen, G. Frey, R. Avanzi, C. Doche, T. Lange, K. Nguyen, and F Vercauteren. Handbook of Elliptic and Hyperelliptic Curve Cryptography. CRC Press, 2006.
9. W. Diffie and M. E. Hellman. New directions in cryptography. IEEE Transactions on Information Theory, 22(6):644-654, 1976.
10. J. Fry and M. Langhammer. RSA & Public Key Cryptography in FPGAs. Technical report, Altera Corp., 2005.
11. T. Kean. Secure configuration of field programmable gate arrays. In In proceeding of 11th International Conference on Field-Programmable Logic and Applications, FPL2001, Belfast, United Kingdom, 2001.
12. T. Kean. Secure configuration of field programmable gate arrays. In IEEE Symposium on Field Programmable Custom Computing Machines (FCCM), Rohnert Park CA, 2001.
13. T. Kean. Cryptographic Rights Management of FPGA Intellectual Property Cores. In Proceedings ACM Conference on FPGAs, Monterey, CA, 2002.
14. Ç. K. Koç. RSA hardware implementation. Technical report TR801, RSA Data Security, Inc., Aug. 1995.
15. P. Kohlbrenner and K. Gaj. An embedded true random number generator for FPGAs. In R. Tessier and H. Schmit, ed., FPGA, pp. 71-78. ACM, 2004.
16. O. Kömmerling and M. G. Kuhn. Design principles for tamper-resistant smartcard processors. In Proceedings of the USENIX Workshop on Smartcard Technology, 1999.
17. D. Lim. Extracting secret keys from integrated circuits. Master's thesis, 2004.
18. A. Mazzeo, L. Romano, G. PaoloSaggese, and N. Mazzocca. FPGA-based implementation of a serial RSA processor. Design, Automation and Test in Europe Conference and Exposition, pp. 10582-10589, 2003.
19. National Institute of Standards and Technology (NIST). Recommendation for block cipher modes of operation - the CMAC mode for authentication. NIST Special Publication SP 800-38B, 2005.
20. National Institute of Standards and Technology (NIST). Recommendation for pair-wise key establishment schemes using discrete logarithm cryptography. NIST Special Publication SP 800-56A, 2006.
21. S. B. Örs, E. Oswald, and B. Preneel. Power-analysis attacks on an FPGA first experimental results. In CHES 2003, LNCS vol. 2779, pp. 35-50, 2003.
22. E. Simpson and P. Schaumont. Offline hardware/software authentication for reconfigurable platforms. In CHES 2006, LNCS vol. 4249, pp. 311-323, 2006.
23. B. Sunar, W. J. Martin, and D. R. Stinson. A provably secure true random number generator with built-in tolerance to active attacks. IEEE Tr. Computers, 56.1:109-119, January 2007.
24. T. Wollinger and C. Paar. How secure are FPGAs in cryptographic applications, 2003.
25. Xilinx Corp. Virtex2, Virtex 4 and Virtex 5 FPGAs, 2006. www.xilinx.com/products/silicon solutions/