Integrated CMOS-based sensor array for mechanical stress mapping

Proceedings of IEEE Sensors

Volumn , Issue , 2006, Pages 1131-1134

  Ruther, P ^a   Bartholomeyczik, J ^a   Kibbel, S ^a   Schelb, T ^a   Gieschke, P ^a   Paul, O ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CHEMICAL SENSORS; DIGITAL ARITHMETIC; DIGITAL TO ANALOG CONVERSION; ELECTRIC SIGNAL SYSTEMS; ELECTRONICS INDUSTRY; INTEGRATED CIRCUITS; NETWORKS (CIRCUITS); NONMETALS; SENSOR ARRAYS; SENSORS; SIGNAL SYSTEMS; SILICON;

ANALOG SWITCHING; ANALOG-TO-DIGITAL CONVERTER; CHIP CONTROLS; CURRENT SWITCHING; DIGITAL LOGIC; FOURIER COMPONENTS; HALL VOLTAGES; IN-PLANE STRESSES; MECHANICAL STRESSING; MIXED-SIGNAL SYSTEMS; PIEZORESISTIVE EFFECTS; STRESS SENSORS;

STRESSES;

EID: 50149101554     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSENS.2007.355825     Document Type: Conference Paper

References (8)

1. J. Bartholomeyczik, J. Haefner, J. Joos, F.Schubert, P. Ruther, O. Paul; "Novel Concept for the Multidimensional Measurement of Forces and Torques in Orthodontic Smart Brackets", Proc. IEEE Sensors 2005, Irvine, USA, pp. 1010-1013
2. J.C. Suhling R.C. Jaeger, "Silicon Piezoresistive Stress Sensors and Their Application in Electronic Packaging," IEEE Sensors J., vol. 1, no. 1, (2001), pp. 14-29.
3. J. Schwizer, W. H. Song, M. Mayer, O. Brand, H. Baltes, "Packaging Test Chip for Flip-chip and Wire Bonding Process Characterization," in Dig.Tech. Papers 12th Int, Conf. on Transducers, Solid-state Sensors, Actuators and Microsystems, Boston, MA, Jun. 2003, pp. 440-443.
4. S. A. Gee, W. F. van den Bogert, V. R. Akylas, "Strain-gauge Mapping of Die Surface Stresses," IEEE Trans. Comp., Hybrids, Manufact. Technol., vol. 12, no. 4, pp. 587-593, 1989.
5. J.N. Sweet, D.W. Peterson, A.H. Hsia, "Design and Experimental Evaluation of a 3rd Generation Addressable CMOS Piezoresistive Stress Sensing Test Chip," in Proc. InterPACK '99, Maui, HI, USA, pp. 1-9, Apr. 1999.
6. M. Doelle, D. Mager, P. Ruther, O. Paul; Geometry Optimization for Planar Piezoresistive Stress Sensors Based on the Pseudo-Hall Effect, Sens. Actuators A127, (2006), 261-269.
7. J. Bartholomeyczik, S. Brugger, P. Ruther, O. Paul, " Multidimensional CMOS In-Plane Stress Sensor," IEEE Sensors J., vol. 5, no. 5, (2005), pp. 872-882.
8. C.C. Enz, G.C. Temes, "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization," Proc. IEEE, vol. 84, no. 11, pp. 1584-1614, 1996.