Fast and accurate waveform analysis with current source models

Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008

Volumn , Issue , 2008, Pages 53-56

  Veetil, Vineeth ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a The Department of Civil and Environmental Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK CIRCUITS; CURRENT SOURCE; ELECTRONIC DESIGNS; INTERNATIONAL SYMPOSIUM; PAPER ADDRESSES; RUN-TIME; STANDARD CELLS; STATIC TIMING ANALYSIS; TIMING ANALYSIS; WAVE FORMS;

BENCHMARKING; CHLORINE COMPOUNDS; ELECTRIC BATTERIES; ELECTRONICS ENGINEERING; STANDARDS; TIME MEASUREMENT; WAVEFORM ANALYSIS;

STATIC ANALYSIS;

EID: 49749136550     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2008.4479697     Document Type: Conference Paper

References (10)

1. J.F. Croix and D.F. Wong, "Blade and Razor: Cell and Interconnect Delay Analysis Using Current-Based Models", Design Automation Conference, pp. 386-389, 2003.
2. I. Keller, K. Tseng and N. Verghese, "A robust cell-level crosstalk delay change analysis", International Conference on Computer-Aided Design, pp 147-154, 2004.
3. B. Tutuianu , R. Baldick, and M.S. Johnstone, "Nonlinear Driver Models for Timing and Noise Analysis", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1510-1521, Nov. 2004.
4. P.Li, E.Acar,"A Waveform Independent Gate Model for Accurate Timing Analysis", pp 363-365, ICCD 2005.
5. C.S. Amin, C. Kashyap, N. Menezes, K. Killpack, and E. Chiprout, "A multi-port current source model for multiple-input switching effects in CMOS library cells", Design Automation Conference, pp. 247-252, 2006.
6. H.Fatemi,S.Nazarian,M.Pedram, "Statistical logic cell delay analysis using a current-based model", Design Automation Conference, 2006.
7. C.S. Amin, F. Dartu, and Y.I. Ismail, "Weibull-based analytical waveform model," International Conference on Computer-Aided Design, pp. 161-168, 2003.
8. F.Dartu, N.Menezes, L.T.Pileggi, "Performance Computation for precharacterized CMOS Gates with RC Loads", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 544-553, May 1996.
9. Brglez, F. and Fujiwara, H. (1985). Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN, Special session on ATPG and fault simulation, Proc. IEEE Int. Symp. Circuits and Systems, 663-698.
10. C.D.Boor, A Practical Guide to Splines, Springer, 2001.