A 3.6pW/frame-pixel 1.35V PWM CMOS imager with dynamic pixel readout and no static bias current

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 51, Issue , 2008, Pages 54-56

  Kagawa, Keiichiro ^a,b   Shishido, Sanshiro ^a   Nunoshita, Masahiro ^a   Ohta, Jun ^a  

^a NARA INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

^b OSAKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; PULSE WIDTH MODULATION; READOUT SYSTEMS;

CMOS IMAGERS; PIXEL LEVEL; PIXEL READOUT; PULSEWIDTHS; SENSOR PERFORMANCE;

PIXELS;

EID: 49549096718     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2008.4523053     Document Type: Conference Paper

References (7)

1. M. Nagata, M. Homma, N. Takeda et al., "A Smart CMOS Imager with Pixel Level PWM Signal Processing," Symposium on VLSI Circuits Dig. Tech. Papers, pp. 141-144, June 1999.
2. D.X.D. Yang, A. El Gamal, B. Fowler et al., "A 640×512 CMOS Image Sensor with Ultrawide Dynamic Range Floating-Point Pixel-Level ADC," IEEE J. Solid-State Circuits, pp. 1821-1834, Dec. 1999.
3. M. Shouho, K. Hashiguchi, K. Kagawa et al., "A Low-Voltage Pulse-Width-Modulation Image Sensor," 2005 IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors, pp. 226-229, June 2005.
4. K. Kagawa, S. Sanshiro, T. Sasaki et al., "A Low-Voltage PWM CMOS Imager with Small Pixel Size Using an In-Pixel Gate-Common Comparator," IEICE Electronics Express, pp. 271-276, Apr. 2007.
5. R. Baker, H. W. Li and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, Wiley-InterScience, New York, 1997.
6. T. Sugiki, S. Ohsawa, H. Miura et al., "A 60mW 10b CMOS Image Sensor with Column-to-Column FPN Reduction," ISSCC Dig. Tech. Papers, pp. 108-109, Feb. 2000.
7. K. Cho, A.I. Krymski and E.R. Fossum, "A 1.5-V 550- W 176×144 Autonomous CMOS Active Pixel Image Sensor," IEEE T. Elec. Dev., pp. 96-105, Jan. 2003.