Prototyping with a bio-inspired reconfigurable chip

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2004, Pages 239-246

  Thoma, Yann ^a   Sanchez, Eduardo ^a   Roggen, Daniel ^a   Hetherington, Carl ^b   Moreno, Juan Manuel ^c  

^a EPFL   (Switzerland)

^b UNIVERSITY OF YORK   (United Kingdom)

^c UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BIO-INSPIRED CHIPS; EVOLVABLE HARDWARE (EHW); PARALLEL RECONFIGURATION; SYSTEM-ON-CHIP (SOC);

ARRAYS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; GENETIC ALGORITHMS; MICROPROCESSOR CHIPS; NEURAL NETWORKS;

SOFTWARE PROTOTYPING;

EID: 4944262476     PISSN: 10746005     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWRSP.2004.1311123     Document Type: Conference Paper

References (17)

1. http://www.model.com/products/default.asp.
2. http://users.ece.gatech.edu/~hamblen/book/wintim
3. ARM, AMBA Specification, Rev 2.0. Advanced RISC Machines Ltd (ARM), http://www.arm.com/armtech/AMBA_Spec, 1999.
4. J. Eriksson, O. Torres, A. Mitchell, G. Tucker, K. Lindsay, D. Halliday, J. Rosenberg, J.-M. Moreno, and A. E. P. Villa. Spiking neural networks for reconfigurable POEtic tissue. In A. Tyrrell, P. Haddow, and J. Torresen, editors, Evolvable Systems: From Biology to Hardware. Proc. 5th Int. Conf. an Evolvable Hardware (ICES 03), volume 2606 of LNCS, pages 165-173, Berlin, 2003. Springer-Verlag.
5. D. Hanson and C. Fraser. A Retargelable C Compiler: Design and Implementation. Benjamin-Cummings Publishing Company, 1995.
6. J. Holland. Genetic algoritms and the optimal allocation of trails. In SIAM Journal of Computing, volume 2:2, pages 88-105, 1973.
7. K-TEAM S.A. Khepera User Manual. Preverenges, Switzerland (http://www.k-team.com).
8. D. S. Linden. Optimizing signal strength in-situ using an evolvable antenna system. In A. Stoica, J. Lohn, R. Katz, D. Keymeulen, and R. S. Zebulum, editors, The 2002 NASA/DoD Conference on Evolvable Hardware, pages 147-151, Alexandria, Virginia, 15-18 July 2002. Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.
9. D. Mange, M. Sipper, A. Stauffer, and G. Tempesti. Towards robust integrated circuits: The embryonics approach. In Proceedings of the IEEE, volume 88:4, pages 516-541, April 2000.
10. J.-M. Moreno, Y. Thoma, E. Sanchez, O. Torres, and G. Tempesti. Hardware realization of a bio-inspired POEtic tissue. In Proc. 2004 NASA/DoD Conference on Evolvable Hardware, Seattle, USA. To be published.
11. D. Roggen and Y. Thoma. An evolving and developing cellular electronic circuit. In Ninth International Conference on the Simulation and Synthesis of Living Systems (ALIFE9), Boston, Massachusetts, USA. To be published.
12. E. Sanchez, D. Mange, M. Sipper, M. Tomassini, A. Perez-Uribe, and A. Stauffer. Phylogeny, ontogeny, and epigenesis: Three sources of biological inspiration for softening hardware. In T. Higuchi, M. Iwata, and W. Liu, editors, Evolvable Systems: From Biology to Hardware, volume 1259 of LCNS, pages 33-54, Berlin, 1997. Springer-Verlag.
13. Y. Thoma and E. Sanchez. A reconfigurable chip for evolvable hardware. In Proc. Genetic and Evolutionary Computation Conference (GECCO 2004), Seattle, USA. To be published.
14. Y. Thoma, E. Sanchez, J.-M. Moreno Arostegui, and G. Tempesti. A dynamic routing algorithm for a bio-inspired reconfigurable circuit In P. Y. K. Cheang, G. A. Constantinides, and J. T. de Sousa, editors, Proc. of the 13th International Conference on Field Programmable Logic and Applications (FPL'03), volume 2778 of LNCS, pages 681-690, Berlin, Heidelberg, 2003. Springer Verlag.
15. A. Thompson. On the automatic design of robust electronics through artificial evolution. In M. Sipper, D. Mange, and A. Pérez-Uribe, editors, ICES'98, volume 1478 of Lecture Notes in Computer Science, pages 13-24, Berlin Heidelberg, 1998. Springer-Verlag.
16. L. S. Yaeger, J. B. Webb, and R. F. Lyon, Combining neural networks and context-driven search for online, printed handwriting recognition in the newton. A.I. Magazine, 19(1):73-89, 1998.
17. J. Zhu and P. Sutton. FPGA implementations of neural networks - a survey of a decade of progress. In P. Y. K. Cheung, G. A. Constantinides, and J. T. de Sousa, editors, Proc. of the 13th International Conference on Field Programmable Logic and Applications (FPL'03), number 2778 in LNCS, pages 1062-1066, Berlin, Heidelberg. Springer Verlag.