Power and energy optimization of the digital core of a Gen2 long range full passive RFID sensor tag

2008 IEEE International Conference on RFID (Frequency Identification), IEEE RFID 2008

Volumn , Issue , 2008, Pages 125-133

  Zalbide, I ^b   Vicario, J ^b   Velez I ^a,b  

^a IEEE

^b CEIT   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CURRENTS; ELECTRIC POWER UTILIZATION; OPTIMIZATION;

COMMUNICATION RANGES; ENERGETIC BEHAVIOR; ENERGY OPTIMIZATIONS; FREQUENCY IDENTIFICATION; INTERNATIONAL CONFERENCES; LONG RANGE; OPTIMIZED ARCHITECTURES; OPTIMUM VALUE; PASSIVE RFID; POWER CONSUMPTION REDUCTION; TOTAL POWER CONSUMPTION;

SENSORS;

EID: 49049098351     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFID.2008.4519354     Document Type: Conference Paper

References (18)

1. K. Finkenzeller, RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd ed. Wiley, 1999.
2. D. Pardo et al., "Design criteria for full passive long range UHF RFID sensor for human body temperature monitoring," IEEE RFID, 2007.
3. G. D. Vita and G. Iannaccone, "Design, criteria for the RF section of UHF and microwave passive RFID transponders," IEEE Trans. Microw. Theory Tech., vol. 53, no. 9, pp. 2985-2989, 2005.
4. U. Karthaus and M. Fischer, "Fully integrated passive UHF RFID transponder IC with 16.7-/μ minimum RF input power," IEEE J.Solid-State Circuits, vol. 38, no. 1.0, pp. 1602-1608, 2003.
5. K. Opasjumruskit et al., "Self-powered wireless temperature sensors exploit RFID technology," Pervasive computing, 2006.
6. N. Cho et al, "A 5.1-μw UHF RFID tag chip integrated with sensors for wireless environmental monitoring," Proceedings of ESSCIRC, 2005.
7. EPC Global, Specification for RFID air interface. EPC Global Class-1 Gen-2 UHF RFID Version 1.0.9, January 2005.
8. International Organization for Standardization, http://www.iso.org, 2006.
9. R. Barnett et al., "A passive UHF RFID transponder for EPC Gen 2 with -14dbm sensitivity in 0.13μm CMOS," IEEE International Solid-State Circuits Conference, 2007.
10. X-FAB Semiconductor Foundries, http://www.xfab.com.
11. M. Keating et al., Low Power Methodology Manual For System-on-Chip Design. Springer, 2007.
12. Impinj, Gen 2 Tag Clock Rate - What You Need To Know, 2006.
13. ThingMagic, http://www.thingmagic.com.
14. M. Pedram and A. Abdollahi, Low-power RT-level synthesis techniques: a tutorial, 2005.
15. B.M.Baas, "A Low-Power, High Performance, 1024-point FFT Processor," IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 380-387, 1999.
16. The I2C bus Specification. Version 2.1, January 2001.
17. Spartan-3 Starter Kit Board User Guide, XILINX, May 2005.
18. Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs, XILINX, July 2003.