메뉴 건너뛰기




Volumn , Issue , 2007, Pages 1205-1208

A SystemC simulation modeling approach for allocating task precedence graphs to multiprocessors

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATING TASK; ALLOCATION DECISION; AREA COST; CASE STUDIES; INTERNATIONAL CONFERENCES; PARALLEL APPLICATIONS; PRECEDENCE GRAPH; SIMULATION MODELLING; SYSTEMC; TASK GRAPHS;

EID: 48349110988     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2007.4415851     Document Type: Conference Paper
Times cited : (2)

References (11)
  • 1
    • 34547224724 scopus 로고    scopus 로고
    • Overview of the MPSoC Design Challenge
    • San Francisco, CA, U.S.A, July
    • G. Martin. "Overview of the MPSoC Design Challenge," in Proc. of DAC'06, pp. 274-279, San Francisco, CA, U.S.A., July 2006.
    • (2006) Proc. of DAC'06 , pp. 274-279
    • Martin, G.1
  • 2
    • 48349109115 scopus 로고    scopus 로고
    • Online, Available
    • SystemC. [Online]. Available: http://www.systemc.org
    • SystemC
  • 3
    • 0002050141 scopus 로고    scopus 로고
    • Static Scheduling algorithms for allocating directed task graphs to Multiprocessors
    • Dec
    • K. Kwok and I. Ahmed, "Static Scheduling algorithms for allocating directed task graphs to Multiprocessors," in ACM Computing Surveys, pp. 406-471, Vol. 31, No. 4, Dec. 1999.
    • (1999) ACM Computing Surveys , vol.31 , Issue.4 , pp. 406-471
    • Kwok, K.1    Ahmed, I.2
  • 5
    • 0035499644 scopus 로고    scopus 로고
    • Exploring Embedded-Systems Architectures with Artemis
    • A. D. Pimentel et al. "Exploring Embedded-Systems Architectures with Artemis," in IEEE Computer, pp. 57-63, Vol. 34, No. 11, 2001.
    • (2001) IEEE Computer , vol.34 , Issue.11 , pp. 57-63
    • Pimentel, A.D.1
  • 6
    • 13944255798 scopus 로고    scopus 로고
    • CASSE: A System-Level Modeling and Design-Space Exploration Tool for Multiprocessor Systems-on-Chip
    • France, Aug
    • V. Reyes, T. Bautista, G. Marrero, P. Carballo, and W. Kruijtzer. "CASSE: A System-Level Modeling and Design-Space Exploration Tool for Multiprocessor Systems-on-Chip," in Proc. of DSD'04, pp. 476-483, France, Aug. 2004.
    • (2004) Proc. of DSD'04 , pp. 476-483
    • Reyes, V.1    Bautista, T.2    Marrero, G.3    Carballo, P.4    Kruijtzer, W.5
  • 7
    • 33646898466 scopus 로고    scopus 로고
    • A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms
    • Germany, Mar
    • Torsten Kempf et al. "A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms," in Proc. of DATE'05, pp. 876-881, Germany, Mar. 2005.
    • (2005) Proc. of DATE'05 , pp. 876-881
    • Kempf, T.1
  • 9
    • 0344951184 scopus 로고    scopus 로고
    • Metropolis: An integrated electronic system design environment
    • April
    • F. Balarin, H. Hseih, L. Passerone, and A, Sangiovanni-Vincentelli. "Metropolis: An integrated electronic system design environment," in IEEE Computer, pp. 45-52, Vol. 36, No. 4, April 2003.
    • (2003) IEEE Computer , vol.36 , Issue.4 , pp. 45-52
    • Balarin, F.1    Hseih, H.2    Passerone, L.3    Sangiovanni-Vincentelli, A.4
  • 10
    • 0033685325 scopus 로고    scopus 로고
    • COSY Communication IP's
    • Los Angeles, California, June
    • H. J. H. N. Kenter et al. "COSY Communication IP's," in Proc. of DACOO, pp. 406-409, Los Angeles, California, June 2000.
    • (2000) Proc. of DACOO , pp. 406-409
    • Kenter, H.J.H.N.1
  • 11
    • 33646911402 scopus 로고    scopus 로고
    • RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC
    • Munich, Germany, Mar
    • M. AbdElSalam Hassan, Keishi Sakanushi, Yoshinori Takeuchi, and Masaharu Imai. "RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC," in. Proc. of DATE'05, pp. 554-559, Munich, Germany, Mar. 2005.
    • (2005) Proc. of DATE'05 , pp. 554-559
    • AbdElSalam Hassan, M.1    Sakanushi, K.2    Takeuchi, Y.3    Imai, M.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.