Standard CMOS hall-sensor with integrated interface electronics for a 3D compass sensor

Proceedings of IEEE Sensors

Volumn , Issue , 2007, Pages 1101-1104

  Van Der Meer, Jeroen ^a   Riedijk, Frank ^a   Makinwa, Kofi ^b   Huijsing, Johan ^b  

^a Xensor Integration   (Netherlands)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CHOPPER AMPLIFIERS; COMPASSES (MAGNETIC); ELECTRIC CURRENTS; MAGNETIC FIELD MEASUREMENT; MAGNETIC FIELDS; STANDARDS; SYSTEM STABILITY;

3D SENSORS; DECOUPLING CAPACITORS; EARTH'S MAGNETIC FIELDS; EASE-OF-USE; EXTERNAL COMPONENTS; FIELD STRENGTHS; INTEGRATED INTERFACE; INTERFACE ELECTRONICS; LOW-OFFSET; ORTHOGONAL ALIGNMENT; SENSOR SIGNALS; SIGNAL CONDITIONING; SMART-SENSOR; STANDARD CMOS; SYSTEM COSTS; SYSTEM NOISE;

SENSORS;

EID: 48349090777     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSENS.2007.4388598     Document Type: Conference Paper

References (7)

1. P. Munter, Spinning-current method for offset reduction in silicon Hall plates, Delft University Press, 1992.
2. J.T. Maupin, M.L. Geske, "The Hall effect in silicon circuits," The Hall effect and its applications, pp. 421-445, Plenum New York, 1980.
3. Jeroen C. van der Meer e.a. "A fully integrated CMOS Hall sensor with a 3.65μT 3σ offset for compass applications", 2005 IEEE International Solid-State Circuits Conference, p246-247, San Francisco, 2005.
4. C. Schott, R. Racz, S. Huber, "Smart CMOS Sensors with Integrated Magnetic Concentrators", Proceedings of 2005 IEEE Sensors Conference, p. 959-962, Irvine, 2005.
5. J. van der Meer e.a., "Low-Cost Epoxy Packaging of CMOS Hall-Effect Compasses", Proceedings of 2005 IEEE Sensors Conference, p. 65-68, Irvine, 2005.
6. Q Huang, C. Menolfi, "A 200nV Offset 6.5nV/√Hz Noise PSD 5.6kHz Chopper Instrumentation Amplifier in 1μm Digital CMOS", 2001 IEEE International Solid-State Circuits Conference, p362-363, San Francisco, 2001.
7. A. Bakker, K. Thiele, and J. H. Huijsing, "A CMOS Nested-Chopper Instrumentation Amplifier with 100nV Offset", IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, p1877-1883, December 2000.