Energy efficient turbo decoder with reduced state metric quantization

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2007, Pages 237-242

  Liu, Haisheng ^a   Diguet, Jean Philippe ^b   Jego, Christophe ^a   Jezequel, Michel ^a   Boutillon, Emmanuel ^b  

^a ECOLE DES MINES DE NANTES   (France)

^b UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

Energy efficient architecture; Max log MAP algorithm; State metric quantization; Turbo codes

Indexed keywords

BIT ERROR RATE; CODES (SYMBOLS); CONFORMAL MAPPING; DATA STORAGE EQUIPMENT; ENERGY DISSIPATION; ENERGY EFFICIENCY; MOBILE TELECOMMUNICATION SYSTEMS; SIGNAL PROCESSING; TECHNICAL PRESENTATIONS; TELEPHONE SYSTEMS; TURBO CODES;

ENERGY EFFICIENT ARCHITECTURE; ENERGY REDUCTIONS; EQUIVALENT CONSTRAINTS; EXTRINSIC INFORMATIONS; MAX-LOG-MAP ALGORITHM; MAX-LOG-MAP ALGORITHMS; MEMORY AREAS; MOBILE COMMUNICATIONS; RECEIVED SYMBOLS; RECURSION; REDUCED STATES; SISO DECODERS; STATE METRIC QUANTIZATION; TURBO DECODERS; UNIVERSAL MOBILE TELECOMMUNICATIONS SYSTEMS;

DECODING;

EID: 47949107054     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2007.4387551     Document Type: Conference Paper

References (16)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near shannon limit error-correcting coding and decoding: Turbo-codes," Proc. ICC 93, vol. 2/3, pp. 1064-1070, May 1993.
2. B. Bougard, "Cross-layer energy management in broadband wireless transceivers," PhD dissertation, March 2006.
3. J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional code," IEEE Trans. on info. Theory, vol. IT-42, March 1996.
4. S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, "A soft-input soft-output app module for iterative decoding of concatenated codes," Communications Letters, vol. 1, Issue 1, pp. 22-24, Jan. 1997.
5. D. Garrett, B. Xu, and C. Nicol, "Energy efficient turbo decoding for 3G mobile," Low Power Electronics and Design, International Symposium on, pp. 328-333, August 2001.
6. C. Schurgers, F. Catthoor, and M. Engels, "Memory optimisation of map turbo decoder algorithms," IEEE trans. VLSI system, vol. 9, no. 2, April 2001.
7. Available online, "http://public.itrs.net," International Technology Road map for Semiconductors.
8. M. Mamidipaka, K. Khouri, N. Dutt, and M. Abadir, "Analytical models for leakage power estimation of memory array structures," CODES + ISSS04 IEEE International Conference, pp. 146-151, Sep. 2004.
9. L. Bohl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans Info. Theory., pp. 284-287, 1972.
10. P. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal map decoding algorithms operating in the log domain," Proc. ICC 1995, vol. 2, pp. 1009 1013, Jun. 1995.
11. E. Boutillon, C. Douillard, and G. Montorsi, "Iterative decoding of concatenated convolutional codes: Implementation issues," IEEE Trans., vol. 99, no. 6, June 2007.
12. F. Raouafi, A. Dingninou, and C. Berrou, "Saving memory in turbo-decoders using the Max-Log-MAP algorithm," Turbo Codes in Digital Broadcasting, IEEE Colloquium, pp. 14/1-14/4, 22 Nov. 1999.
13. J. Cain, "CMOS VLSI implementation of decoder r = 1/2, k = 7," IEEE Nat. Aerospace Electron. Conf, NAECOM, vol. 1, pp. 20-27, 1984.
14. A. P. Hekstra, "An alternative to metric rescaling in viterbi decoders," IEEE Trans. on communication, vol. 37, no. 11, pp. 1220-1222, Nov. 1989.
15. Avaible online, "http://www.3gpp.org/," The 3rd Generation Partnership Project (3GPP).
16. HP Research Laboratories Palo Alto, "Cacti 4.0: A technical report," Jun. 2006.