메뉴 건너뛰기




Volumn , Issue , 2007, Pages 91-96

Data-parallel code generation from synchronous dataflow specification of multimedia applications

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER PROGRAMMING; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE; DATA FLOW ANALYSIS; INTEGRATED CIRCUITS; MULTIMEDIA SYSTEMS; NETWORK COMPONENTS; PARALLEL PROGRAMMING; PROGRAM COMPILERS; REAL TIME SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SIGNAL PROCESSING; SOFTWARE DESIGN; SPECIFICATION LANGUAGES; SPECIFICATIONS; TECHNICAL PRESENTATIONS;

EID: 47849131945     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTMED.2007.4375810     Document Type: Conference Paper
Times cited : (3)

References (17)
  • 1
    • 47849097845 scopus 로고    scopus 로고
    • Middlefield Rd., Mountain View, CA94043, USA, COSSAP
    • Synopsys Inc, 700 E
    • Synopsys Inc., 700 E. Middlefield Rd., Mountain View, CA94043, USA, COSSAP User's Manual
    • User's Manual
  • 3
    • 0029210375 scopus 로고    scopus 로고
    • J. Pino, S. Ha, E. A. Lee, and J. T. Buck, Software Synthesis for DSP Using Ptolemy, Journal of VLSI Signal Processing 9 pp 7-21 Jan. 1995
    • J. Pino, S. Ha, E. A. Lee, and J. T. Buck, "Software Synthesis for DSP Using Ptolemy", Journal of VLSI Signal Processing Vol. 9 pp 7-21 Jan. 1995
  • 4
    • 0023138886 scopus 로고
    • Static scheduling of synchronous dataflow programs for digital signal processing
    • Jan
    • E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous dataflow programs for digital signal processing," IEEE Trans. Computer, vol. C-36, pp. 24-35, Jan. 1987
    • (1987) IEEE Trans. Computer , vol.C-36 , pp. 24-35
    • Lee, E.A.1    Messerschmitt, D.G.2
  • 5
    • 0027542932 scopus 로고
    • A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures
    • Feb
    • G. C. Sih and E. A. Lee, "A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures," IEEE Trans. parallel and distributed systems, vol 4, no.2, pp. 175-187, Feb. 1993.
    • (1993) IEEE Trans. parallel and distributed systems , vol.4 , Issue.2 , pp. 175-187
    • Sih, G.C.1    Lee, E.A.2
  • 7
    • 0036042342 scopus 로고    scopus 로고
    • Hardware-Software Cosynthesis of Multi-Mode Multi-Task Embedded Systems with Real-Time Constraints
    • May
    • H. Oh and S. Ha, "Hardware-Software Cosynthesis of Multi-Mode Multi-Task Embedded Systems with Real-Time Constraints," CODES, May 2002
    • (2002) CODES
    • Oh, H.1    Ha, S.2
  • 9
    • 0035284165 scopus 로고    scopus 로고
    • Extended Synchronous Dataflow for Efficient DSP System Prototyping
    • Kluwer Academic Publishers Mar
    • C. Park, J. Chung, and S. Ha, "Extended Synchronous Dataflow for Efficient DSP System Prototyping", Design Automation for Embedded Systems, Kluwer Academic Publishers Vol. 3, pp. 295-322, Mar. 2002
    • (2002) Design Automation for Embedded Systems , vol.3 , pp. 295-322
    • Park, C.1    Chung, J.2    Ha, S.3
  • 10
    • 1842639024 scopus 로고    scopus 로고
    • Fractional rate dataflow model for efficient code synthesis
    • May
    • H. Oh and S. Ha, "Fractional rate dataflow model for efficient code synthesis", Journal of VLSI Signal Processing Vol. 37, pp. 41-51, May 2004
    • (2004) Journal of VLSI Signal Processing , vol.37 , pp. 41-51
    • Oh, H.1    Ha, S.2
  • 11
    • 0030857755 scopus 로고    scopus 로고
    • APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations
    • Jan
    • S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, "APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations", DAES, vol. 2, no. 1, pp. 33-60, Jan. 1997
    • (1997) DAES , vol.2 , Issue.1 , pp. 33-60
    • Bhattacharyya, S.S.1    Murthy, P.K.2    Lee, E.A.3
  • 13
    • 0037870809 scopus 로고    scopus 로고
    • Memory-optimized Software Synthesis from Dataflow Program Graphs with Large Size Data Samples
    • May
    • H. Oh and S. Ha, "Memory-optimized Software Synthesis from Dataflow Program Graphs with Large Size Data Samples", EURASIP Journal on Applied Signal Processing Vol. 2003 pp 514-529, May 2003
    • (2003) EURASIP Journal on Applied Signal Processing , vol.2003 , pp. 514-529
    • Oh, H.1    Ha, S.2
  • 14
    • 0027152911 scopus 로고
    • Representing and Exploiting Data Parallelism Using Multidimensional Dataflow Diagrams
    • Apr
    • E. A. Lee, "Representing and Exploiting Data Parallelism Using Multidimensional Dataflow Diagrams," in Proc. of Intl. Conf. on Acoustics, Speech, and Signal Processing, Vol. 1, pp 453-456, Apr. 1993.
    • (1993) Proc. of Intl. Conf. on Acoustics, Speech, and Signal Processing , vol.1 , pp. 453-456
    • Lee, E.A.1
  • 16
    • 33847310410 scopus 로고    scopus 로고
    • Hardware-Software Cosynthesis of Multitask MPSoCs with Real-Time Constraints
    • Oct
    • C. Lee and S. Ha, "Hardware-Software Cosynthesis of Multitask MPSoCs with Real-Time Constraints", in Proc. of Intl. Conf. on ASIC, Oct. 2005
    • (2005) Proc. of Intl. Conf. on ASIC
    • Lee, C.1    Ha, S.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.