Application case studies on HS-scale, a MP-SOC for embbeded systems

Proceedings - 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2007

Volumn , Issue , 2007, Pages 88-95

  Saint Jean, Nicolas ^a   Benoit, Pascal ^a   Sassatelli, Gilles ^a   Torres, Lionel ^a   Robert, Michel ^a  

^a LIRMM   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; COMPUTER SYSTEMS; DATA STORAGE EQUIPMENT; HYDRAULIC STRUCTURES; PROGRAMMABLE LOGIC CONTROLLERS; REDUCED INSTRUCTION SET COMPUTING; SCALABILITY;

90 NM TECHNOLOGY; CASE STUDIES; COMMUNICATION PRIMITIVES; DISTRIBUTED MEMORIES; EMBEDDED COMPUTER SYSTEMS; HARDWARE ARCHITECTURE; INTERNATIONAL CONFERENCES; MODELING AND SIMULATION; MULTI-THREADED; NETWORK ON CHIPS; OPERATING SYSTEMS; PROGRAMMING MODELS; RISC PROCESSORS; RUN-TIME; SCALABLE SOLUTIONS; SEQUENTIAL PROGRAMMING; SOC DESIGNS; SOFTWARE SUPPORT; TASK CONTROL;

EMBEDDED SYSTEMS;

EID: 47749156453     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2007.4285738     Document Type: Conference Paper

References (12)

1. Grant Martin "Overview of the MPSoC Design Challenge", Proceedings of the 43rd annual conference on Design automation, San Francisco, USA, 2006
2. OMAP, Texas Instrument Technology, http://www.omap.com
3. Ahmed A. Jerraya and Wayne Wolf (editors), Multiprocessor Systems-on-Chip, Elsevier Morgan Kaufmann, San Francisco, California, 2005
4. Ahmed A. Jerraya, Aimen Bouchhima, Frédéric Pétrot, "Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC", Proceedings of the 43rd annual conference on Design automation, San Francisco, USA, 2006
5. Caspi E., Chu M., Huang R., Weaver N., Yeh J., Wawrzynek J., and A. DeHon, "Stream Computations Organized for Reconfigurable Execution (SCORE)", FPL'2000, LNCS 1896, pp. 605-614, 2000
6. David A. Patterson, "Future of Computer Architecture", Berkeley EECS Annual Research Symposium (BEARS), College of Engineering, UC Berkeley, US, February 23, 2006
7. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti and M.Milano, "Communication-Aware Allocation and Scheduling Framework for Stream-Oriented Multi-Processor Systems-on-Chip", IEEE Design Automation and Test inEurope, Munich, Germany, March 2006
8. M.T. Kandemir, G. Chen, "'Locality-Aware Process Scheduling for Embedded MPSoCs,'" Proceedings of DATE, pp. 870-875, 2005
9. Hu J., Marculescu R., "Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints." DATE 04, 234-239
10. MIPS corp., http://www.mips.com
11. Moraes, F. G.; Mello, A. V. de; Möller, L. H.; Ost, L.; Calazans, N. L. V.. "HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip.", Elsevier Integration, The VLSI journal / Special issue: Networks on chip and reconfigurable fabrics, Vol. 38, Number 1, pp 69-93; Oct. 2004.
12. G. Kahn, "The semantics of a simple language for parallel programming", Information Processing, pages 471-475, 1974