Design for 3D integration and applications

Conference Proceedings of the International Symposium on Signals, Systems and Electronics

Volumn , Issue , 2007, Pages 263-266

  Franzon, Paul D ^a   Davis, William Rhett ^a   Steer, Michael B ^a   Hao, Hua ^a   Lipa, Steven ^a   Luniya, Sonali ^a   Mineo, Christopher ^a   Oh, Julie ^a   Sule, Ambirish ^a   Thorolfsson, Thor ^a  

^a North Carolina State University   (United States)

Author keywords

3D IC; CAD; VLSI

Indexed keywords

COMPUTER AIDED DESIGN;

3-D ICS; INTERNATIONAL SYMPOSIUM; TECHNOLOGY NODES; THREE DIMENSIONAL (3-D) INTEGRATION;

COMPUTER APPLICATIONS;

EID: 47349132917     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSSE.2007.4294463     Document Type: Conference Paper

References (14)

1. B. Aull, J. Burns, C. Chen, B. Felton, H. Hanson, C. Keast, J. Knecht, A. Loomis, M. Renzi, A. Soares, V. Suntharalingam, K. Warner, D. Yost, and D. Young, "Laser Radar Imager Based on 3D Integration of Geiger-Mode Avalanche Photodiodes and Two SOI Timing Circuit Laters," Proc. IEEE ISSSC, Feb, 2006, pp. 1179-1188.
2. J.A. Burns, B.F. Aull, C.K. Chen, C. Chang-Lee, C.L. Keast, J.M. Knecht, V. Suntharalingam, K. Warner, P.W. Wyatt, D. Yost, "A wafer-scale 3-D Circuit Integration Technology," IEEE Trans ED, Vol. 52, No. 10, Oct. 2006, pp. 2507-2516.
3. K. Banerjee, S. Souri, P. Kapur, K. Saraswat, "3-D ICs: A Novel Chip Design For Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration," Proc. IEEE, Vol. 89, No. 5, 2001.
4. W. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. Sule, M. Steer, and P.D. Franzon, "Demystifying 3D ICs: The Pros and Cons of Going Veritical," IEEE Design and Test of Computers, VOl. 222, No. 6, Nov-Dec, 2005, pp. 498-510.
5. S. Das, A. Chandrakasan, R. Reif, "Timign, Energy and Tehrmal Performance of Three Dimensional Integratied Circuits," Proc. Great Lakes Symposium on VLSI, pp.338-343, 2004.
6. H.P Hofstee, "Future Microprocessors and off-chip SOP Interconnect," in IEEE Trans. Advanced Packaging, Vol. 27, No. 2, May 2004, pp. 301-303.
7. H. Hua, "Design and Verification Methodology for Complex Three-Dimensional Digital Integrated Circuits," Ph.D. Dissertation, NC State University, 2006. Under the direction of Dr. W.R. Davis.
8. S.A. Kuhn, M.B. Kleiner, P. Ramm, W. Weber, "Performance Modeling of the Interconnect Structfure ofa Three-Dimensional Integrated RISC Processor/Cache System," IEEE Trans. CPMT, Part B, Vol.19, No.4, Nov, 1996, pp. 719-727.
9. F. Li, C. Nicopoulos, T. Richardson, Y. Xi, V. Narayanan, M. Kandemir, "Design and Management of 3D Chip Multiprocessors Using Network-in-Memory," Proc. ISCA'06, pp.130-141.
10. E.C. Oh, P.D. Franzon, "Design Considerations and benefits of Three-Dimensional Ternary Content Addressable Memory," Proc. IEEE CICC, Oct., 2007.
11. A. Rahman, . Fan, R. Reif, "Comparison of Key Performance Metrics in Two and Three Dimensional Interrgated Circuits," Proc. Int. Interconnect Technology Conference, pp. 18-20, 2000.
12. A. Rahman, S. Das, A. Chandrakasan, R. Reif, « Wiring Requirement and Three-Dimensional Integration Technology for Field Programmable Gate Arrays, » IEEE Trans. VLSI, Vol. 11, No. 1, Feb, 2003, pp. 44-54.
13. K. Schoenfliess, "Performance Analsysi of System-on-Chip Application of 3D Integrated Circuits," MS. Thesis, NC State University. Under direction of Dr. W.R. Davis.
14. www.tezzaron.com