Matched filter computation on FPGA, cell and GPU

Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007

Volumn , Issue , 2007, Pages 207-216

  Baker, Zachary K ^a   Gokhale, Maya B ^a   Tripp, Justin L ^a  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; DATA HANDLING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GRAPHICS PROCESSING UNIT;

FILTER ALGORITHM; GRAPHICS CARD; HYPERSPECTRAL DATA; IBM CELLS; OPTIMAL SOLUTIONS; PERFORMANCE METRICS;

MATCHED FILTERS;

EID: 47349127798     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2007.52     Document Type: Conference Paper

References (14)

1. Advanced micro devices - graphics and media processors, 2006. http://ati.amd.com/.
2. Nvidia corporation, 2006. http://www.nvidia.com/.
3. Mercury Computer Systems, 2007. http://www.mc.com/.
4. Cray Inc., Seattle, WA. Cray XD1 Datasheet, Sept. 2004.
5. J. H. Everitt and C. J. Deloach. Remote sensing of chinese tamarisk (tamarix chinensis) and associated vegetation. Weed Science, 38:273-278, 1990.
6. K. S. Hemmert and K. D. Underwood. Open source high performance floating-point modules. fccm, 0:349-350, 2006.
7. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the cell multiprocessor. IBM Journal of Research and Development, 49:589-604, July/September 2005.
8. J. Krüger and R. Westermann. Linear algebra operators for gpu implementation of numerical algorithms. ACM Trans. Graph., 22(3):908-916, 2003.
9. H. T. Kung and C. E. Leiserson. Systolic arrays (for VLSI). In Symp. Sparse Matrix Comput. Appl., pages 256-282, Nov. 1978.
10. J. Meredith, J. Conger, Y. Liu, and J. Johnson. Evaluating mobile graphics processing units (gpus) for real-time resource constrained applications. Technical report, Laurence Livermore National Laboratory, Nov 2005.
11. M. Pharr, editor. GPUGems2. Addison Wesley, 2005.
12. K. N. Roark. Laboratory reaches for the petaflop. September 2006. http://www.lanl.gov/news/index. php/fuseaction/nb.story/story_id/8932/nb_date/ 2006-09-07.
13. K. Underwood. FPGAs vs. CPUs: Trends in peak floating-point performance. In ACM/SIGDA Twelfth ACM Int'l Symposium on Field-Programmable Gate Arrays (FPGA 2004), pages 171-180, Feb. 2004.
14. L. Zhuo and V. K. Prasanna. High performance linear algebra operations on reconfigurable systems. In Proceedings of SuperComputing 2005, Nov 2005.