Automated extraction of inductive invariants to aid model checking

Proceedings - Formal Methods in Computer Aided Design, FMCAD 2007

Volumn , Issue , 2007, Pages 165-172

  Case, Michael L ^a   Mishchenko, Alan ^a   Brayton, Robert K ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED EXTRACTION; LOCAL PROPERTIES;

COMPUTER AIDED DESIGN; FORMAL METHODS;

MODEL CHECKING;

EID: 47349111629     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FAMCAD.2007.12     Document Type: Conference Paper

References (14)

1. G. Hasteer, "Efficient Equivalence Checking in a Modular Design Environment," PhD Thesis from University of Illinois at Urbana-Champaign, 1998.
2. M. Prasad, A. Biere, A. Gupta, "A Survey of Recent Advances in SAT-Based Formal Verification," in Software Tools for Technology Transfer (STTT), Vol. 7, No. 2, 2005. pp. 156-173
3. J. Baumgartner, "Integrating FV Into Main-Stream Verification: The IBM Experience," Tutorial Given at FMCAD 2006
4. K.L. McMillan, "Interpolation and SAT-Based Model Checking." in Proc. CAV 2003, pp. 1-13.
5. N. Amla, X. Du, A. Kuehlmann, R.P. Kurshan, and K.L. McMillan, "An Analysis of SAT-based Model Checking Techniques in an Industrial Environment," in CHARME 2005.
6. M.L. Case, A. Mishchenko, and R.K. Brayton, "Inductively Finding a Reachable State Space Over-Approximation," in IWLS 2006.
7. C. A. J. van Eijk, "Sequential Equivalence Checking without State Space Traversal," In Proceedings of DATE, February 1998.
8. P. Bjesse and K. Claessen, "SAT-based Verification without State Space Traversal," in FMCAD, 2000.
9. M. Wedler, D. Stoffel, and W. Kunz, "Exploiting state encoding for invariant generation in induction-based property checking," in ASP-DAC, Jan. 2004.
10. Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, http://www.eecs.berkeley.edu/~alanmi/abc/
11. R.K. Brayton, "The real reason why McMillan's construction is an interpolant." ERL Technical Report, EECS Dept., UC Berkeley.
12. Property Checking Benchmark Suite, http://www.cs.chalmers.se/een/Tip/
13. Niklas Een, Niklas Sorensson, MiniSat. http://www.cs.chalmers.se/Cs/ Research/FormalMethods/MiniSat/
14. F. Lu, M. K. Iyer, G. Parthasarathy, and K. T. Cheng, "An efficient sequential SAT solver with improved search strategies," in DATE 2005.